531BB492M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531BB492M000DGR

531BB492M000DGR: DescriptionLVDS Output Clock Oscillator, 492MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB492M000DGR Overview

LVDS Output Clock Oscillator, 492MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB492M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	492 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

How to select an accelerating capacitor

Double-ended input double-ended output (differential)

Household appliance voltage regulator circuit

M491 (TV) infrared remote control receiving processor circuit

pH sensor measurement circuit

Simple electronic ballast circuit diagram

Essential for competitions - dual-channel analog-to-digital conversion synchronous display circuit: [i=s]This post was last edited by paulhyde on 2014-9-15 08:58[/i] Must-have for competition - dual-channel analog-to-digital conversion synchronous display circuit. If you find it useful, please downl...; czs308 Electronics Design Contest

Why does this affect the analog signal?: I am making a GUI board with steering detection. The video signal is an analog signal. However, when turning, the square wave signal generated by the car will affect the board and the video will be di...; liuzhiying666 PCB Design

AD5791 schematic (99se): AD5791 schematic diagram (99se) Continuing ADI DIY activities and Renesas DIY activities [[i] This post was last edited by Lan Yuye on 2013-11-9 13:04 [/i]]...; 蓝雨夜 ADI Reference Circuit

Misunderstandings and Countermeasures in Microcontroller System Design: Misunderstandings and Countermeasures in Microcontroller System Design...; 青城山下 MCU

Verilog HDL statements can be synthesized experience: Synthesis of continuous assignment statements: Extract logic from the right side of the assignment statement to drive the net procedure on the left side of the assignment statement Synthesis of assign...; eeleader-mcu FPGA/CPLD

Electronic Connector Contact Resistance Test Procedure: 前言﹕本通讯第23期曾介绍EIA规范有关低阶接触阻抗测试（ＴＰ－23Ａ）﹐主要适用于传输讯号用的連接器。本期所介绍接触[url=http://article.ednchina.com/word/162364.aspx]电阻[/url]测试则适用于传输电力之連接器﹐所　　通之电流高出甚多﹐为主要相異之处。　　1.0TP-06A接触电阻　　2.0目的　　本[url=http://article.edn...; clj2004000 Test/Measurement

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components