531BB543M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531BB543M000DGR

531BB543M000DGR: DescriptionLVDS Output Clock Oscillator, 543MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB543M000DGR Overview

LVDS Output Clock Oscillator, 543MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB543M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	543 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Electric massager circuit

Differential voltage or differential current alarm

Remote Control Isolated Thermocouple Circuit

Positive and negative symmetrical power conversion circuit diagram

FM radio receiving host

Computer motherboard circuit diagram 830_21

2440 wince5.0 GPS/PDA: I recently got a GPS, which is made by 2440/wince5.0, with a 2.8-inch screen. At first, I could only use the programs written by others, and could not enter the wince interface. I really wanted to ent...; dcqqok Embedded System

I bet and earned 300 points~~oh ye: RT...; xiangyata Embedded System

Does Vxworks support dynamic modification of PPC clock count value?: There is a decrementor inside the PPC 440EP. Its initial count value determines the period of each tick of the operating system. Generally, its initial count value is preset in advance and will not ch...; fionachow Real-time operating system RTOS

【Original video】Building TI's latest CC2650DK-6LoWPAN development environment: [font=微软雅黑][size=5]EE senior engineers learn TI CC2650 with you, original video, the second episode is launched with passion, only practical videos, looking forward to your discussion: [/size][/font] ...; EEWORLD社区 RF/Wirelessly

Dandan reads NVMe Part 2: Three auspicious treasures (transferred): Reposted from [url]http://mp.weixin.qq.com/s?__biz=MzAwMDM4NTUyNw==&mid=402857766&idx=1&sn=c4907a499a6beab28da8afe3338c790d&3rd=MzA3MDU4NTYzMw==&scene=6#rd[/url] The reply said that NVMe has three tre...; 白丁 FPGA/CPLD

Launch TI Debugger is always greyed out?: Why is the Launch TI Debugger under Target always grayed out? I'm using CCS4.2, and I don't know what's going on. Please help me....; 喜鹊王子 DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components