74LS22DC datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> 74LS22DC

Preview

74LS22DC: DescriptionNAND Gate, TTL, CDIP14,; Categorylogic; File Size32KB，1 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

74LS22DC Overview

NAND Gate, TTL, CDIP14,

74LS22DC Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP14,.3
Reach Compliance Code	compliant
JESD-30 code	R-XDIP-T14
JESD-609 code	e0
Logic integrated circuit type	NAND GATE
Humidity sensitivity level	2A
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output characteristics	OPEN-COLLECTOR
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
power supply	5 V
Certification status	Not Qualified
Schmitt trigger	NO
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
Base Number Matches	1

Preview

Download Datasheet

View All

This Material Copyrighted By Its Respective Manufacturer

74LS22DC Related Products

	74LS22DC	5422FMQB	7422PC	7422FC	7422DC	74S22DC	74S22FC	74S22PC	5422DM
Description	NAND Gate, TTL, CDIP14,	NAND Gate, TTL/H/L Series, 2-Func, 4-Input, TTL, PDFP14, PLASTIC, DFP-14	NAND Gate, TTL, PDIP14,	NAND Gate, TTL, CDFP14,	NAND Gate, TTL, CDIP14,	NAND Gate, TTL, CDIP14,	NAND Gate, TTL, CDFP14,	NAND Gate, TTL, PDIP14,	NAND Gate, TTL, CDIP14,
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	DIP, DIP14,.3	PLASTIC, DFP-14	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3
Reach Compliance Code	compliant	unknown	compliant	compliant	compliant	compliant	compliant	compliant	compliant
JESD-30 code	R-XDIP-T14	R-PDFP-F14	R-PDIP-T14	R-XDFP-F14	R-XDIP-T14	R-XDIP-T14	R-XDFP-F14	R-PDIP-T14	R-XDIP-T14
JESD-609 code	e0	e0	e0	e0	e0	e0	e0	e0	e0
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE
Number of terminals	14	14	14	14	14	14	14	14	14
Maximum operating temperature	70 °C	125 °C	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C	125 °C
Output characteristics	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR	OPEN-COLLECTOR
Package body material	CERAMIC	PLASTIC/EPOXY	PLASTIC/EPOXY	CERAMIC	CERAMIC	CERAMIC	CERAMIC	PLASTIC/EPOXY	CERAMIC
encapsulated code	DIP	DFP	DIP	DFP	DIP	DIP	DFP	DIP	DIP
Encapsulate equivalent code	DIP14,.3	FL14,.3	DIP14,.3	FL14,.3	DIP14,.3	DIP14,.3	FL14,.3	DIP14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	IN-LINE	FLATPACK	IN-LINE	IN-LINE	FLATPACK	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	250	NOT SPECIFIED	250	250	250	250	250	250	250
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	NO	NO	NO	NO	NO	NO	NO	NO
surface mount	NO	YES	NO	YES	NO	NO	YES	NO	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	FLAT	THROUGH-HOLE	FLAT	THROUGH-HOLE	THROUGH-HOLE	FLAT	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	NOT SPECIFIED	30	30	30	30	30	30	30
Is it lead-free?	Contains lead	-	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Maker	Fairchild	-	Fairchild	Fairchild	-	Fairchild	Fairchild	Fairchild	Fairchild
Humidity sensitivity level	2A	-	2A	2A	2A	2A	2A	2A	2A
Nominal supply voltage (Vsup)	5 V	5 V	-	-	-	5 V	5 V	5 V	-
Base Number Matches	1	1	1	1	1	-	-	-	-

Recommended Resources

One of the inductive anti-theft alarm circuits using RD627 sensor

Typical integrating circuit diagram for detecting angular displacement

Voltage regulator circuit diagram with operating frequency changing with load

Universal battery charger circuit (2)

Contactless lighting controller circuit

Zero-voltage switching three-level DC converter

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components