531BB746M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531BB746M000DGR

531BB746M000DGR: DescriptionLVDS Output Clock Oscillator, 746MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB746M000DGR Overview

LVDS Output Clock Oscillator, 746MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB746M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	746 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Inventory of radio frequency interference rectification error circuits in amplifiers

Bias and degaussing oscillation circuit of stereo recorder

Large signal diode detection circuit

Timer circuit diagram of relay closing in time flow

15V power supply circuit diagram with good filtering effect

Computer motherboard circuit diagram 820 1_39

An MP3 program for reference by interested friends: I have transplanted and modified the original program and added some new functions. In fact, the program is not yet completely written. There are many bugs in the program when using GCC for the first ...; th-890 MCU

Please help me with WINCE500\Public\Common\Oak\Drivers\Usb\Hcd\Ohcd2\Cpipe.cpp: Does anyone know the file WINCE500\Public\Common\Oak\Drivers\Usb\Hcd\Ohcd2\Cpipe.cpp? There is a code in it: // expected and if the last TD in the transfer is the short one. // We could assert here th...; yfh1984 Embedded System

The Second Art Exhibition of People with Intellectual Disabilities in Xi'an: This is the first social publicity and advocacy activity in 2008 with the participation of mentally retarded people on a large scale, an art exhibition showing the style of mentally retarded people, a...; llgg9527 Embedded System

Shenzhen Youming Technology Recruitment: Motor Software Engineer, Hardware Engineer, Algorithm Engineer, Assistant Engineer, Finance, etc.: [i=s]This post was last edited by music_586 on 2022-1-4 15:55[/i]Youming Technology Recruitment Contact information——QQ: 103472959 or WeChat: mmuuss586 Youming Technology: Founded on August 1, 2020, w...; music_586 Recruitment

Audio driver mixing issues under wince: When I was working on a project, I found that under WinCE, no matter what sampling rate of audio files are played, I2S always works at the same sampling rate (for example, no matter whether 44.1K or 8...; 电子元件 Embedded System

PCB design AD software syntax check bit number: 1. Select PCB---PCB Filter in the lower right corner of the PCB design page; 2. Enter the query syntax in the blank box of Find items matching these criteria (see the syntax at the end); (You can save...; servo-leetro PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components