531SC1400M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531SC1400M00DGR

531SC1400M00DGR: DescriptionLVDS Output Clock Oscillator, 1400MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1400M00DGR Overview

LVDS Output Clock Oscillator, 1400MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1400M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1400 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Infrared receiving circuit

Electronic delay circuit directly connected in parallel with AC undervoltage release

Overvoltage protection circuit for logic circuit power supply

Circuit to obtain 5V power from three-wire RS232 port

Wireless remote control car transmitting and receiving circuit

LCD microprocessor speech synthesis series

I thought it was washing the phone, but it turned out to be washing the phone: I bought an automatic mobile phone cleaner during a previous event. After a long wait, JD.com delivered the item to my company over the weekend. I unpacked it in the morning to take a look. I thought ...; wsmysyn Talking

[EEWORLD 55th] Community star figures for October 2013 are announced!: [b] [/b] Thank you for your attention and support to the forum. Here we have selected the netizens who have made outstanding contributions to the forum in September.[align=left][color=#000][font=Helve...; EEWORLD社区 Suggestions & Announcements

MM32 Evaluation Activity Summary: [size=4]MM32 evaluation activity post click here: [url=https://bbs.eeworld.com.cn/elecplay.php?action=show&op=content&id=94]>>>>>>>[/url] [img]static/image/hrline/1.gif[/img] [/size][p=32, null, left]...; okhxyyo Motor Drive Control（Motor Control）

Free trial of Rigol RF signal source is in progress!: [font=微软雅黑]Event time: October 8 - December 31, 2013Experience method: After receiving your registration, RIGOL will arrange staff to bring the instrument to your door for you to experienceConsultatio...; EEWORLD社区 Test/Measurement

What is the relationship between com_open and com_powerup?: What I want to ask is, will COM_OPEN call com_powerup? Why don't I see COM_POWERUP called after WINCE wakes up? How can the serial port work without adding power? But COM_POWERUP will be called after ...; ljwah Embedded System

The two power supplies controlled by pmos are switched but cannot be completely turned off. What is the reason?: As shown in the figure above, the pmos tube is used to control the switching of the two power supplies: when the external VDD_5 is powered, the 3.6v lithium battery is not powered; when the external V...; tongshaoqiang Discrete Device

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components