5962-9317708VTC datasheet, PDF

Datasheet> All Categories > storage> 5962-9317708VTC

5962-9317708VTC: DescriptionFIFO, 16KX9, 25ns, Asynchronous, CMOS; Categorystorage; File Size2MB，20 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com

Download Datasheet Parametric View All

5962-9317708VTC Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5962-9317708VTC	-	-	View	Buy Now

5962-9317708VTC Overview

FIFO, 16KX9, 25ns, Asynchronous, CMOS

5962-9317708VTC Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Microchip
package instruction	0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28
Reach Compliance Code	unknown
ECCN code	EAR99
Maximum access time	25 ns
Other features	RETRANSMIT
Maximum clock frequency (fCLK)	40 MHz
period time	15 ns
JESD-30 code	R-XDIP-T28
JESD-609 code	e4
length	27.94 mm
memory density	147456 bit
Memory IC Type	OTHER FIFO
memory width	9
Number of functions	1
Number of terminals	28
word count	16384 words
character code	16000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	16KX9
Exportable	NO
Package body material	UNSPECIFIED
encapsulated code	DIP
Encapsulate equivalent code	DIP28,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
power supply	5 V
Certification status	Qualified
Filter level	MIL-PRF-38535 Class V
Maximum seat height	3.94 mm
Maximum slew rate	0.12 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	GOLD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

•

First-in First-out Dual Port Memory

16384 bits x 9 Organization

Fast Flag and Access Times: 15, 30 ns

Wide Temperature Range: - 55°C to + 125°C

Fully Expandable by Word Width or Depth

Asynchronous Read/Write Operations

Empty, Full and Half Flags in Single Device Mode

Retransmit Capability

Bi-directional Applications

Battery Back-up Operation: 2V Data Retention

TTL Compatible

Single 5V ± 10% Power Supply

No Single Event Latch-up below a LET Threshold of 80 MeV/mg/cm

Tested up to a Total Dose of 30 krads (Si) according to MIL STD 883 Method 1019

Quality grades: QML Q and V with SMD 5962-93177 and ESCC with specification

9301/048

Rad. Tolerant

High Speed

16 Kb x 9

Parallel FIFO

M67206H

Description

The M67206H implements a first-in first-out algorithm, featuring asynchronous

read/write operations. The FULL and EMPTY flags prevent data overflow and under-

flow. The Expansion logic allows unlimited expansion in word size and depth with no

timing penalties. Twin address pointers automatically generate internal read and write

addresses, and no external address information is required. Address pointers are

automatically incremented with the write pin and read pin. The 9 bits wide data are

used in data communications applications where a parity bit for error checking is nec-

essary. The Retransmit pin resets the Read pointer to zero without affecting the write

pointer. This is very useful for retransmitting data when an error is detected in the

system.

Using an array of eight transistors (8T) memory cell, the M67206H combines an

extremely low standby supply current (typ = 0.1

µA)

with a fast access time at 15 ns

over the full temperature range. All versions offer battery backup data retention capa-

bility with a typical power consumption at less than 2

µW.

The M67206H is processed according to the methods of the latest revision of the MIL

PRF 38535 (Q and V) or ESCC 9000.

Rev. 4143J–AERO–04/07

Write Enable (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (FF) is not set.

Data set-up and hold times must be maintained in the rise time of the leading edge of

the Write Enable (W). Data is stored sequentially in the Ram array, regardless of any

current read operation.

Once half the memory is filled, and during the falling edge of the next write operation,

the Half-Full Flag (HF) will be set to low and remain in this state until the difference

between the write and read pointers is less than or equal to half of the total available

memory in the device. The Half-Full Flag (HF) is then reset by the rising edge of the

read operation.

To prevent data overflow, the Full Flag (FF) will go low, inhibiting further write opera-

tions. On completion of a valid read operation, the Full Flag (FF) will go high after TRFF,

allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is

blocked from W, so that external changes to W will have no effect on the full FIFO stack.

Read Enable (R)

A read cycle is initiated on the falling edge of the Read Enable (R) provided that the

Empty Flag (EF) is not set. The data is accessed on a first-in/first-out basis, not includ-

ing any current write operations. After Read Enable (R) goes high, the Data Outputs (Q0

- Q8) will return to a high impedance state until the next Read operation. When all the

data in the FIFO stack has been read, the Empty Flag (EF) will go low, allowing the

“final” read cycle, but inhibiting further read operations while the data outputs remain in

a high impedance state. Once a valid write operation has been completed, the Empty

Flag (EF) will go high after tWEF and a valid read may then be initiated. When the FIFO

stack is empty, the internal read pointer is blocked from R, so that external changes to R

will have no effect on the empty FIFO stack.

This pin is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to

ground to indicate that it is the first loaded (see Operating Modes). In the Single Device

Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by con-

necting the Expansion In (XI) to ground.

The M67206H can be set to retransmit data when the Retransmit Enable Control (RT)

input is pulsed low. A retransmit operation will set the internal read point to the first loca-

tion and will not affect the write pointer. Read Enable (R) and Write Enable (W) must be

in the high state during retransmit. The retransmit feature is intended for use when a

number of writes are equal to or less than the depth of the FIFO has occurred since the

last RS cycle. The retransmit feature is not compatible with the Depth Expansion Mode

and will affect the Half-Full Flag (HF), in accordance with the relative locations of the

read and write pointers.

First Load/Retransmit

(FL/RT)

Expansion In (XI)

The XI input is a dual-purpose pin. Expansion In (XI) is connected to GND to indicate an

operation in the single device mode. Expansion In (XI) is connected to Expansion Out

(XO) of the previous device in the Depth Expansion or Daisy Chain modes.

The Full Flag (FF) will go low, inhibiting further write operations when the write pointer is

one location less than the read pointer, indicating that the device is full. If the read

pointer is not moved after Reset (RS), the Full Flag (FF) will go low after 16384 writes.

The Empty Flag (EF) will go low, inhibiting further read operations when the read pointer

is equal to the write pointer, indicating that the device is empty.

Full Flag (FF)

Empty Flag (EF)

M67206H

4143J–AERO–04/07

Recommended Resources

110V bridge power stage module FDMF8811, do you know?

Principle circuit of electromagnetic interference filter

741 timer

Capacitive Neutral Leakage Protection Circuit

How to connect NCS system protection to zero (when cables are introduced)

RC Phase Shift Oscillator

Newbie help#About ADC sampling and interruption: I want to use a single-chip microcomputer to sample analog signals. When I first used MSP430, I found that the sampling rate was far from meeting the requirements, so I wanted to use M4 for sampling, ...; lyz1213 Microcontroller MCU

Connect two devices in series and write data to a serial port: After connecting two devices in series, these devices all write data to one serial port independently. Is there any impact? Please answer with practical experience. Thank you!...; awingn17 Embedded System

Multi-parameter debugging signal source---host computer software interface: It is mainly divided into two parts. The upper part is the AC signal, which can output triangle wave and sine wave. Each signal can select the output voltage amplitude, frequency and phase. The wavefo...; youki12345 ADI Reference Circuit

Can the development board use the computer (notebook) display as its own display?: Can the development board use the computer (notebook) display as its own display? I heard some people say that the notebook interface can output the screen content but cannot input!...; gurou1 Linux and Android

The first micropython article: disassembly of the smart air cooler: This topic doesn't sound very new and seems quite simple, but you will know if you check the machine yourself. It is really a physical job. It took me half an hour to disassemble it and I also took a ...; wugx MicroPython Open Source section

Enabling higher-performance front-end radar to make Vision Zero a reality: [i=s]This post was last edited by alan000345 on 2020-6-22 13:33[/i]Over the past few years, two powerful forces have driven the use of active safety measures in advanced driver assistance systems (ADA...; alan000345 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components