531MA672M000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MA672M000BGR

531MA672M000BGR: DescriptionLVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA672M000BGR Overview

LVPECL Output Clock Oscillator, 672MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA672M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	672 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Normally closed contact anti-theft alarm circuit diagram

High voltage synchronous motor comprehensive protection circuit b

Make a flashing light with the old KD-9300

KD-156 music integrated circuit

Schematic diagram of low-noise tube preamplifier power supply

Planar gas discharge tube static drive circuit

Research on synchronization problem of dual-station synthetic aperture radar system: Abstract The synchronization problem of bistatic synthetic aperture radar (bistatic SAR) transceiver system is discussed, the effect of frequency source stability on the phase synchronization between ...; JasonYoo Embedded System

About the setting of JLINK option in MDK: After selecting RDI Interface Driver, an error dialog box appears when setting Settings: Error: Cannot load driver 'C:\Keil\ARM\BIN\AGDIRDI.DLL'....; xiaofeixia stm32/stm8

NXP LPC1768 BMW Development Board Chapter 10 ADC: [b][size=6][font=宋体]Chapter 10 BMW 1768——ADC[/font][font=宋体] [/font][/size] [/b] [align=left][color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif][font=sans-serif]Development environment: Int...; 旺宝电子 NXP MCU

The single-chip microcomputer has a built-in LCD driving function, and an external resistor drives the LCD screen. Please tell me the impact of external resistors and capacitors on the display: The microcontroller has its own LCD driver function, and the external resistor drives the LCD screen. What is the role of the external resistor and capacitor? How do they cooperate with the LCD screen...; 一沙一世 stm32/stm8

EDA experiment and practice filter_200us: module filter_200us(clk,in,out); input clk; input in; output out; reg[19:0] cnt; reg out_r; always @(posedge clk) begin if(in == 1'h1) //Once a high level appears, reset the counter begin cnt = 20'd96...; 白丁 FPGA/CPLD

People who are about to enter embedded software development: Hi guys, I am still a freshman. I heard that embedded development is pretty good, so I want to develop in this direction. But now I have a problem that I don’t know what to learn. I am also a student ...; 明月清风 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components