EEWORLDEEWORLDEEWORLD

Part Number

Search

531QA132M000DG

Description
CMOS/TTL Output Clock Oscillator, 132MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QA132M000DG Overview

CMOS/TTL Output Clock Oscillator, 132MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QA132M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency132 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
PCB design keepout and Mechanical:
[align=left]The latest focus: keepout and Mechanical: [/align][align=left]Use [font=Arial]protel Engineers who design with 99 or dxp series software must pay attention to not checking the keepout opti...
jdbzhl PCB Design
Download to learn about ADI's vision-based occupancy detection solution and win a 50-yuan JD card
[font=微软雅黑][size=4]Activity time: From now on to May 21, 2015[/size][/font] [font=微软雅黑][size=4]Activity page: [url=https://www.eeworld.com.cn/huodong/ADI-12/]https://www.eeworld.com.cn/huodong/ADI-12/...
EEWORLD社区 ADI Reference Circuit
Design of high linearity low voltage low noise amplifier
ACMOSradiofrequencylownoiseamplifierwithhighlinearityandlowoperationvoltageoflessthan1.0Vispresented.Inthiscircuit,anauxiliaryMOSFETinthetrioderegionisusedtoboostthelinearity.Simulationshowsthatthisme...
JasonYoo Analog electronics
Understand LoRa in one article, turn to in-depth article
This article first introduces the forces behind LoRaWAN and the network deployment from a horizontal perspective, and then explains the network architecture and specific protocol content vertically to...
john_wang RF/Wirelessly
[National Technology Low Power Series N32L43x Review] 07. Automatically calculate configuration parameters through CAN communication baud rate
[i=s]This post was last edited by xld0932 on 2022-7-19 20:35[/i]The National N32L43X series MCU has a CAN interface, which supports CAN protocol 2.0A and 2.0B. It can efficiently process a large numbe...
xld0932 Domestic Chip Exchange
Why can't I mount the sdcard fat partition after I change the SD card to inand and boot the S5pv210?
,mode=755,gid=1000 0 tmpfs /mnt/obb tmpfs rw,relatime,mode=755,gid=1000 0 tmpfs /mnt/obb tmpfs rw,relatime,mode=755,gid=1000 0 tmpfs /mnt/opt/opt tmpfs rw,relatime,mode=755,gid=1000 0 tmpfs /mnt/opt/o...
gooogleman Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1776  2326  2909  2849  1291  36  47  59  58  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号