EEWORLDEEWORLDEEWORLD

Part Number

Search

530NC173M000DGR

Description
LVDS Output Clock Oscillator, 173MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530NC173M000DGR Overview

LVDS Output Clock Oscillator, 173MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530NC173M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency173 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
TouchGFX Design + Make a Rubik's Cube (2)
[i=s] This post was last edited by tobot on 2019-4-11 00:40[/i] [align=left]Use [font=Times New Roman]TouchGFX[/font][font=宋体] to make a Rubik's Cube[/font] (Second day)[/align][align=left]Today I com...
tobot stm32/stm8
Operation folder? Thanks!
How can I open a folder directly in EVC? Thank you! In XP, I can use the winexcu API, but EVC does not have this API! What should I do?...
president Embedded System
I would like to ask about the 430 watchdog question
1. In low power mode, which modes (LPM0, LPM1, LPM2, LPM3, LPM4) still support watchdog? Do LPM3 and LPM4 support watchdog?2. If the watchdog is enabled in any of the above modes, how much will the po...
zfqhboy Microcontroller MCU
Help with MCU language issues
May I ask which chips support assembly and which support C language? I am a student and I am studying assembly language, but I see a lot of mentions of C language on the forum. I don't know if it is n...
wuzhenda MCU
Error reported during CORDIC post-simulation
[size=14px][size=2]Errors reported during CORDIC post-simulation[/size] The platform I simulated was ISE10.1 and the device was Virtex-5 SX50T speed-3. In ISE10.1, the CORDIC IP core does not support ...
flyingsky221 FPGA/CPLD
A [Time Management Cloud Synchronization] project built with git
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]lzwml[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and indi...
lzwml Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 737  632  2650  2754  558  15  13  54  56  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号