71V3577S85PFGI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> 71V3577S85PFGI

71V3577S85PFGI: DescriptionTQFP-100, Tray; Categorystorage; File Size420KB，23 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

71V3577S85PFGI Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	71V3577S85PFGI	-	-	View	Buy Now

71V3577S85PFGI Overview

TQFP-100, Tray

71V3577S85PFGI Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	QFP, QFP100,.63X.87
Contacts	100
Manufacturer packaging code	PKG100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Samacsys Description	TQFP 14.0 X 20.0 X 1.4 MM
Maximum access time	8.5 ns
Other features	FLOW THROUGH ARCHITECTURE
Maximum clock frequency (fCLK)	87 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	QFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.035 A
Minimum standby current	3.14 V
Maximum slew rate	0.19 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

3.3V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3577S

IDT71V3579S

IDT71V3577SA

IDT71V3579SA

Description

The IDT71V3577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to gen-

erate a self-timed write based upon a decision which can be left until the

end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

◆

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 6.5ns up to 133MHz clock frequency (TQFP package only)

Commercial and Industrial:

– 7.5ns up to 117MHz clock frequency

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V3579.

APRIL 2012

DSC-6450/1

6450tbl 01

Recommended Resources

Photoelectric control switch circuit

Excellent performance household inverter power supply circuit

Series voltage regulator circuit diagram of voltage amplifier

TDA230-25w bridge low frequency power amplifier circuit

transistor inverter circuit

Computer motherboard circuit diagram 440BX_02

C6748 Program running problem after flash programming: As the title says, I want to ask, after I burned the project into flash and ran it, the first experimental result after power-on was correct, but in the subsequent experiments, some measurement parame...; yujian DSP and ARM Processors

Title! Come and have a look at the title: [i=s]This post was last edited by paulhyde on 2014-9-15 03:01[/i] Title!...; 糟小头 Electronics Design Contest

I want to implement the TCP/IP protocol stack on a microcontroller. Which series of microcontrollers is more suitable?: I want to implement TCP/IP protocol stack on a microcontroller. Which microcontroller is more suitable? My tutor said that PIC is better. Can you give me some advice? Is it more convenient to use 16-b...; dfsfds MCU

I want to output an analog signal through DA. How can I set the filter to make it smooth?: The original signal is a sine wave-like signal with a period of 10 microseconds, a signal frequency of 90-110KHz, and a center frequency of 100KHz. During sampling, a point is obtained every 1.25 micr...; xiaoqiao2395 ARM Technology

filter: What is the cutoff frequency of the filter? What is the center frequency?...; daisylee Analog electronics

Follow TE to win a Samsung phone and watch the video to learn more about TE - the global expert in connectivity solutions: [font=微软雅黑][size=3]:pleased:Benefits are here. Follow TE for a chance to win Samsung phones, AMP crimping pliers, wireless routers and other heavyweight prizes[/size][/font] [font=微软雅黑][size=3] [/size...; eric_wang Talking

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components