EEWORLDEEWORLDEEWORLD

Part Number

Search

DSC501-053432KL1T

Description
OTHER CLOCK GENERATOR
CategoryMicrocontrollers and processors    The clock generator   
File Size654KB,7 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

DSC501-053432KL1T Overview

OTHER CLOCK GENERATOR

DSC501-053432KL1T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
package instructionHVQCCN,
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresELIMINATED THE EXT QUARTZ CRYSTAL AND USED MEMS CLOCK GENERATORS AS EXT CLOCK
JESD-30 codeR-XQCC-N20
length5 mm
Humidity sensitivity level1
Number of terminals20
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Maximum output clock frequency460 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeRECTANGULAR
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Filter levelAEC-Q100
Maximum seat height0.9 mm
Maximum supply voltage3.6 V
Minimum supply voltage2.25 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature40
width3.2 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, OTHER
Base Number Matches1
DSC501-05
Crystal-less™ Four Output MFP Clock Generator
General Description
The DSC501-05 is a Crystal-less™, four
output multifunction printer clock generator.
The clock generator uses proven silicon
MEMS technology to provide excellent jitter
and stability over a wide range of supply
voltages and temperatures. By eliminating
the external quartz crystal, MEMS clock
generators significantly enhance reliability
and accelerate product development, while
meeting stringent clock performance criteria
for a variety of applications.
DSC501-05 has an Output Enable / Disable
feature allowing it to disable all outputs
when OE1 and OE2 are low. See the OE
function diagram for more detail.
The
device is available in a 20 pin QFN.
Additional output formats are in any
combination of CMOS, LVPECL, LVDS, and
HCSL.
Features
Three CMOS Outputs
o
60MHz
o
66.6667MHz
o
60MHz or 100MHz selectable
One PCIe 100MHz HCSL Output
Available Output Formats:
o
o
o
o
o
CMOS, HCSL, LVPECL, or LVDS
Mixed Outputs: CMOS/LVPECL/HCSL/LVDS
Ext. Industrial: -40° to 105° C
Industrial: -40° to 85° C
Ext. commercial: -20° to 70° C
Wide Temperature Range
Supply Range of 2.25 to 3.6 V
Low Power Consumption
o
30% lower than competing devices
Qualified to MIL-STD-883
20 QFN
Block Diagram
Excellent Shock & Vibration Immunity
o
o
Available Footprints:
Lead Free & RoHS Compliant
Short Lead Time: 2 Weeks
AEC-Q100 Automotive Qualified
Applications
o
Multifunction Printer
_____________________________________________________________________________________________________________________________ _________________
DSC501-05
Page 1
msp430 br instruction usage
asm("br #0x8066"); means jumping to the address 0x8066 to execute asm("br &0x8066"); is equivalent to m("br 0x8066"); means jumping to the address in the storage space 0x8066 to execute In the memory ...
Jacktang Microcontroller MCU
EEWORLD University - 3 ways to quickly adapt to changing Ethernet protocols
3 ways to quickly adapt to changing Ethernet protocols : https://training.eeworld.com.cn/course/2143Can your designs quickly adapt to changing Ethernet protocols? Can you meet increasing performance r...
chenyy FPGA/CPLD
Ask about brushless motor drive
I would like to ask the teachers: I have a XXD 2450KV model aircraft brushless motor with three wires. I have built the motor drive circuit with 6 mosfets and related circuits, using fpga as the signa...
fatbobwang Motor Drive Control(Motor Control)
RT_THREAD static memory management
The following is a static memory pool management experimental program. In this program, a memory pool is first applied to the system and two static threads are initialized. 48 memory blocks are applie...
shilaike Embedded System
[Design Tools] Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC User Guide [User Guide]
Virtex-4 FPGA Embedded Tri-Mode Ethernet MAC User Guide [User Guide] .[[i]This post was last edited by GONGHCU on 2012-3-31 23:20[/i]]...
GONGHCU FPGA/CPLD
2013 Electronic Competition National Award Review--Retest List--Question F
[i=s]This post was last edited by paulhyde on 2014-9-15 03:06[/i] [size=6][color=#ff00ff]2013 National Electronic Competition Award Review - Retest List - Question F[/color][/size][[i]This post was la...
lmx Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1191  2139  1153  651  294  24  44  14  6  5 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号