SN74LS74AN3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> SN74LS74AN3

SN74LS74AN3: DescriptionDual D-type pos.-edge-triggered flip-flops with preset and clear 14-PDIP 0 to 70; Categorylogic; File Size266KB，7 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

SN74LS74AN3 Overview

Dual D-type pos.-edge-triggered flip-flops with preset and clear 14-PDIP 0 to 70

SN74LS74AN3 Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP14,.3
Contacts	14
Reach Compliance Code	not_compliant
series	LS
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	1
Number of functions	2
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	40 ns
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	25 MHz
Base Number Matches	1

SN74LS74AN3 Related Products

	SN74LS74AN3	SNJ5474W	SN7474N3	SNJ5474J	SN74LS74AJ
Description	Dual D-type pos.-edge-triggered flip-flops with preset and clear 14-PDIP 0 to 70	Dual D-type Positive-Edge-Triggered Flip-Flops With Preset And Clear 14-CFP -55 to 125	Dual D-Type Positive-Edge-Triggered Flip-Flops With Preset And Clear 14-PDIP 0 to 70	Dual D-type Positive-Edge-Triggered Flip-Flops With Preset And Clear 14-CDIP -55 to 125	Dual D-type pos.-edge-triggered flip-flops with preset and clear 14-CDIP 0 to 70
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments
Parts packaging code	DIP	DFP	DIP	DIP	DIP
package instruction	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3
Contacts	14	14	14	14	14
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant
series	LS	TTL/H/L	TTL/H/L	TTL/H/L	LS
JESD-30 code	R-PDIP-T14	R-GDFP-F14	R-PDIP-T14	R-GDIP-T14	R-GDIP-T14
length	19.305 mm	9.21 mm	19.305 mm	19.56 mm	19.56 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	1	1	1	1	1
Number of functions	2	2	2	2	2
Number of terminals	14	14	14	14	14
Maximum operating temperature	70 °C	125 °C	70 °C	125 °C	70 °C
Output polarity	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY	COMPLEMENTARY
Package body material	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DIP	DFP	DIP	DIP	DIP
Encapsulate equivalent code	DIP14,.3	FL14,.3	DIP14,.3	DIP14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	FLATPACK	IN-LINE	IN-LINE	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V
propagation delay (tpd)	40 ns	40 ns	40 ns	40 ns	40 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	2.03 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.25 V	5.5 V	5.25 V	5.5 V	5.25 V
Minimum supply voltage (Vsup)	4.75 V	4.5 V	4.75 V	4.5 V	4.75 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	NO	YES	NO	NO	NO
technology	TTL	TTL	TTL	TTL	TTL
Temperature level	COMMERCIAL	MILITARY	COMMERCIAL	MILITARY	COMMERCIAL
Terminal form	THROUGH-HOLE	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	7.62 mm	6.285 mm	7.62 mm	7.62 mm	7.62 mm
minfmax	25 MHz	15 MHz	15 MHz	15 MHz	25 MHz
Load capacitance (CL)	-	15 pF	-	15 pF	15 pF
Maximum supply current (ICC)	-	15 mA	-	15 mA	8 mA

Recommended Resources

Optocoupler component analysis

ON Semiconductor launches new series of power modules Overview

Interface circuit between thyristor and MFC8070 zero-voltage integrated trigger

Alarm delay control circuit

DM type electric cat circuit

DTMF multi-channel encoding and decoding infrared remote control circuit

Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812: Nowadays, with the continuous development of semiconductor technology and the increasingly stringent requirements of electronic products for power consumption, major chip manufacturers generally adopt...; zhscumt DSP and ARM Processors

Looking for graduation project~~~ Title: "Automatic monitoring system for liquid dripping": ...; barbara520025

I need help. The same program is downloaded to two STM8 three-in-one boards. The results are different.: Can anyone explain to me why the same program and cosmic are downloaded to two STM8 three-in-one boards of the same series, but the results are so different?I use STM8s207sb. When I used the 12864 dri...; jxpxlee stm32/stm8

The timing problem encountered during vga transmission is urgently needed to be solved: This is my code: module VGA(clk,rst_n,vgar,vgab,vgag,vga_vs,vga_hs); input clk,rst_n; //50Mhz output [3:0] vgar; output [3:0] vgag; output [3:0] vgab; output vga_vs; output vga_hs; reg [10:0]ths; //ro...; 若华 FPGA/CPLD

I can't deny that the things I changed are all very different. If you don't believe me, look.: [font=微软雅黑][size=5]I cannot deny that the things I changed are all very different. If you don’t believe me, take a look. [/size][/font]{:1_137:}...; cardin6 Talking

Design of voice anti-theft and fire alarm system: Design of voice anti-theft and fire alarm system summaryThis article describes the principle and implementation process of using codecs for wireless signal transmission , using single-chip microcomput...; iushiyuan Industrial Control Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components