531BA269M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531BA269M000DGR

531BA269M000DGR: DescriptionLVDS Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BA269M000DGR Overview

LVDS Output Clock Oscillator, 269MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BA269M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	269 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Module constant current and constant voltage port wiring

Analog limiter circuit diagram

DC, DC single-ended forward converter circuit diagram using UC3828

LR3714M (video recorder) infrared remote control transmitter circuit

Push-and-twist circuit using complementary transistors and CMOS driver stages

Two-bit temperature regulation circuit using complementary transistors

How should FPGA/CPLD beginners get started?: As a novice with a basic knowledge of electronics theory, how should I start? Should I learn Verilog & VHDL language first, or something else? I have heard of Ilinx, Altera and Quartus, Modelsim. Can ...; YUNYI129 FPGA/CPLD

EEWORLD University Hall----Live Replay: Using DLP? Micro-projection technology to design augmented reality smart glasses: Live Replay: Designing Augmented Reality Smart Glasses Using DLP? Pico Projection Technology : https://training.eeworld.com.cn/course/26666...; hi5 Integrated technical exchanges

Can GD32 be developed with GCC?: I plan to use GCC to develop GD32. Where can I find the startup files and linker files?...; serialworld GD32 MCU

SQL Server CE 3.1: Does anyone have an example of using SQLServer CE 3.1 under WinCE6.0, as well as detailed information on how to deploy it? Please give me some advice. I will give you points if the problem is solved. ...; wtu8924 Embedded System

Question about the gain of MSP430 built-in op amp: I want to use a 430 chip recently. I need to use the built-in op amp to amplify the mv level signal. I expect to amplify it 1000 times. Please recommend a 430 chip. Thank you...; jiangsubwz Microcontroller MCU

Detailed explanation of ZigBee networking principle: 1. Network OverviewBuilding a complete Zigbee mesh network includes two steps: network initialization and node joining the network. Node joining the network includes two steps: joining the network by ...; 火辣西米秀 Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components