531SA1026M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531SA1026M00DGR

531SA1026M00DGR: DescriptionLVDS Output Clock Oscillator, 1026MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA1026M00DGR Overview

LVDS Output Clock Oscillator, 1026MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA1026M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1026 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Diode spark suppression circuit b

HT-6030/HT-6034 circuit-a

Simple telephone ring signal detector circuit diagram

Amplifier timer circuit

LED that only flashes once

Computer motherboard circuit diagram 810 3_10

[Book Recommendation] "C Embedded Programming Design Patterns": [color=#111111][font=Helvetica, Arial, sans-serif][size=12px]"C Embedded Programming Design Patterns" re-examines embedded systems from an object-oriented perspective and comprehensively summarizes co...; qinkaiabc Programming Basics

IGBT super-audio power supply for induction heating: 1 IntroductionInduction heating is the direct heating of the workpiece. It has the advantages of high efficiency, good operating conditions, easy temperature control, small metal burning loss, and no ...; zbz0529 Power technology

MSP430F2132 JTAG problem!: When I use JTAG to download the program of MSP430F2132, the error Fatal error: Could not find device (or device not supported) Session aborted!But I have connected TDO, TDI, TMS, and TCK. I looked at ...; 零晨 Microcontroller MCU

Forced output low level mode: I am currently outputting a complementary PWM. If I choose to force the output to a low level mode, which channel will be affected (the main channel or the complementary channel)? The manual does not ...; sang523 stm32/stm8

I have just made a headphone amplifier circuit, and I have some questions to ask you experts.: The design software used is PROTEL99SE. The circuit and PCB are attached. My level is very limited, please guide and help me improve.By the way, ask: In PROTEL99, how can I mark the symbols and graphi...; sunkow PCB Design

About clock disable and enable: Hello everyone, I use the Keil development environment to burn the MCU and EEPROM I2C read and write simple program to STM32, the program is compiled successfully, and the Keil software simulation can...; 方小伟 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components