EEWORLDEEWORLDEEWORLD

Part Number

Search

531DB1123M00DG

Description
CMOS/TTL Output Clock Oscillator, 1123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DB1123M00DG Overview

CMOS/TTL Output Clock Oscillator, 1123MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DB1123M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1123 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Zhao Benshan tests Americans' IQ (to make you laugh)
Zhao Benshan "It's getting late, there are quite a few people here, and you are not young anymore, so it's time to take an IQ test!" Gao Xiumin "You didn't cheat many people during the Spring Festival...
fighting Talking
Please help me vote~!!! Thank you
http://win.guolairen.org/apply/vote.phpVote for the man named "Cai Yaofeng"! ~Thank you~...
awfiiqnqtd Talking
【allegro】How to check if there is a network connection
How can I check if there are any missed lines? :puzzle: There are too many lines on the board. I can't check them one by one. I don't know if there are any missed lines....
ohahaha PCB Design
Technical Report of the 4th "Freescale" Cup National College Student Intelligent Vehicle Competition of South-Central University for Nationalities
The full text is divided into three parts according to the design ideas of smart cars: hardware circuit design, mechanical installation and adjustment, and control strategy. Chapter 2 specifically int...
aude5420 NXP MCU
STM8L TIM3 external counting, continuous overflow interrupt problem
void TIM2_Init(void)//General purpose timer 16-bit, used for PWM output { CLK_PCKENR1_PCKEN10=1;//Turn on timer 2 peripheral clock TIM2_ARRH=0x00;//Set reload value TIM2_ARRL=50; TIM2_CCER1=0x01;//Hig...
ZXDSCCD stm32/stm8
How can I not use all the pin assignments of STM32?
I feel that the pin allocation of STM32 is not fully utilized, C8051 is better...
john_wang stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1377  1692  760  698  2503  28  35  16  15  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号