EEWORLDEEWORLDEEWORLD

Part Number

Search

TA7179P

Description
IC VREG 15 V FIXED POSITIVE REGULATOR, PDIP14, DIP-14, Fixed Positive Single Output Standard Regulator
CategoryThe power supply circuit   
File Size51KB,1 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TA7179P Overview

IC VREG 15 V FIXED POSITIVE REGULATOR, PDIP14, DIP-14, Fixed Positive Single Output Standard Regulator

TA7179P Parametric

Parameter NameAttribute value
MakerToshiba Semiconductor
Parts packaging codeDIP
package instructionDIP,
Contacts14
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum input voltage30 V
JESD-30 codeR-PDIP-T14
length19.25 mm
Number of functions1
Number of terminals14
Nominal output voltage 115 V
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT STANDARD REGULATOR
Maximum seat height4.45 mm
surface mountNO
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width7.62 mm
Base Number Matches1

TA7179P Related Products

TA7179P TA8027P TD6303F TD6336P
Description IC VREG 15 V FIXED POSITIVE REGULATOR, PDIP14, DIP-14, Fixed Positive Single Output Standard Regulator IC SPECIALTY ANALOG CIRCUIT, PDIP8, DIP-8, Analog IC:Other IC BRUSH DC MOTOR CONTROLLER, PDSO16, 0.300 INCH, PLASTIC, SSOP-16, Motion Control Electronics IC 0.1 A SIPO BASED PRPHL DRVR, PDIP16, DIP-16, Peripheral Driver
Parts packaging code DIP DIP SOIC DIP
package instruction DIP, DIP, SSOP, DIP,
Contacts 14 8 16 16
Reach Compliance Code unknown unknown unknown unknown
JESD-30 code R-PDIP-T14 R-PDIP-T8 R-PDSO-G16 R-PDIP-T16
length 19.25 mm 9.6 mm 8.2 mm 19.25 mm
Number of functions 1 1 1 1
Number of terminals 14 8 16 16
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP DIP SSOP DIP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE SMALL OUTLINE, SHRINK PITCH IN-LINE
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 4.45 mm 4.85 mm 1.9 mm 4.45 mm
surface mount NO NO YES NO
Terminal form THROUGH-HOLE THROUGH-HOLE GULL WING THROUGH-HOLE
Terminal pitch 2.54 mm 2.54 mm 1 mm 2.54 mm
Terminal location DUAL DUAL DUAL DUAL
width 7.62 mm 7.62 mm 4.6 mm 7.62 mm
ECCN code EAR99 - EAR99 EAR99
Base Number Matches 1 1 1 -
Is it Rohs certified? - incompatible incompatible incompatible
JESD-609 code - e0 e0 e0
Terminal surface - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Altium Designer question (one schematic pin corresponds to multiple package pins)
[i=s]This post was last edited by honghuxp on 2016-2-24 19:50[/i] This problem has troubled me for several years. Many people may have encountered it too. I have not found a solution so I hope some ex...
honghuxp PCB Design
Issues with receiving data in low power mode
Now there are two nodes sending and receiving data. When the coordinator sends data, the terminal node is in low power mode and data loss always occurs and the received data is erroneous. If the termi...
wateras1 RF/Wirelessly
[Raspberry Pi Pico Review] Unboxing Photos
Finally received the long-awaited Raspberry Pi Pico, thanks to EEWorld and the hard-working administratorsThe stamp hole design is nice, but the solder joints are a bit disappointing....
dql2016 Creative Market
The program of the 12864 LCD screen is as follows, but when it is displayed, there is no second line and the Chinese is not correct.
#include //51 register file #include #includetypedef unsigned char BYTE; //Use BYTE to replace unsigned char typedef unsigned int WORD; //WORD to replace unsigned int typedef bit BOOL ; //Use BOOL to ...
邵雨来阳 51mcu
Bootloader development
Hello everyone. I wrote a bootloader for the first time, using ADS. When I was debugging, I found that SDRAM could not be initialized. I thought, the image was burned into RAM, how could it be initial...
帐单 Embedded System
LogicLock feature of Quartus II
I have been using Quartus II to do LogicLock recently, and I always encounter the problem that I cannot map some logic resources to the area I want as I wish, and there will be some deviations. Does a...
全部都是泡馍 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 287  2676  1593  517  2924  6  54  33  11  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号