531BB1316M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531BB1316M00DGR

531BB1316M00DGR: DescriptionLVDS Output Clock Oscillator, 1316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531BB1316M00DGR Overview

LVDS Output Clock Oscillator, 1316MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531BB1316M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1316 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Do you know about the 10kW PowerTablet™ AC-DC converter?

Implementing Y-△ step-down starting control circuit using three contactors

Complementary AC Power Switching Circuit

Tape movement direction indicator

Solenoid safety switch circuit

High performance quadrature sine wave oscillator circuit

Introduction and comparison of 6-channel and single-channel ball screen projection systems: The 6-channel (i.e. 5+1) ball screen projection system is mainly realized by the precise positioning of 6 projectors using projection fusion technology, surface deformation processing technology, and ...; xyh_521 Industrial Control Electronics

Ask a question about frequency division: My FPGA uses a 40MHz crystal oscillator, and uses frequency division to generate a 100Hz square wave signal, but the high-frequency component of the waveform output by the oscilloscope is quite large!...; eeleader-mcu FPGA/CPLD

Ask a question: How to open .C file in energia development environment...; songliji1009 Microcontroller MCU

6 Linux network programming TCP protocol (sequence number and acknowledgment number): [i=s]This post was last edited by Rambo on 2018-6-22 09:38[/i] [p=26, null, left][color=rgb(79, 79, 79)][font=-apple-system, "]The following content is the basis for learning subsequent content, and m...; 兰博 Embedded System

About the # in the matrix keyboard: Happy New Year! My platform is pxa270+wince5.0. Now I have a little problem with the keyboard driver, please help me. Usually on the keyboard, shift+3 should display the # sign, but the shift+3 I want...; javasy Embedded System

Why does it always have errors and cannot enter the debug mode when creating a new Piccolo TMS320F28027 in CCS4?: It is possible to enter DEBUG using the built-in examples, but there are errors when I create a new one. Can anyone familiar with CCS4 please come in and tell me which settings should be set?...; 蓝雨夜 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components