EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-HCE-HABN-693M482991

Description
LVPECL Output Clock Oscillator, 693.482991MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size620KB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-HCE-HABN-693M482991 Overview

LVPECL Output Clock Oscillator, 693.482991MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-HCE-HABN-693M482991 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1262946917
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability32%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency693.482991 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
PX-721
Single Frequency HPLL XO
PX-721
Descrip on
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency mul plier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the frac onal-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
Applica ons
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Ji er < 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configura ons
• Output Enable
• Compliant to EC RoHS Direc ve
Applica ons
PLL circuits for clock smoothing and frequency transla on
Descrip on
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron Interna onal • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • h p://www.vectron.com
Rev2: 14 November 2012

Recommended Resources

Has anyone worked on the function of playing ground signals under WinCE?
Has anyone worked on the function of playing ground signals under WinCE?...
gyl52114 Embedded System
How to download STBLESensor?
I can find it on ST's website, but when I click on it, an error page pops up.https://www.st.com/content/st_com/en/search.html#q=stblesensor-t=tools-page=1...
littleshrimp ST - Low Power RF
Discuss PWM control LED brightness proteus simulation
Can it be the same as the real MCU? [url=http://blog.ednchina.com/mcusoft/][color=#800080]http://blog.ednchina.com/mcusoft/[/color][/url] I saw one on this blog, the picture is very beautiful...
jxhjjm MCU
Researching rechargeable? Using LED? Let's make emergency lights! (One week left before the registration deadline)
I often get feedback from some friends: I want to study rechargeable technology; I also want to get in touch with the most popular LED design. There is just such an opportunity for everyone: Submit a ...
soso Talking
A new predistorter for RF power amplifiers
Author: Liu Zhansheng and Jia Jianhua, School of Telecommunications Engineering, Tongji University Among various RF power amplifier linearization technologies, feedforward technology has high linearit...
fighting Analog electronics
DA digital-to-analog conversion based on FPGA
How to design a DA digital-to-analog conversion circuit on an FPGA? (That is, to implement the DA conversion function on the FPGA chip) Can anyone tell me?[[i] This post was last edited by Feituhoulai...
非图后来之福报 FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 459  1782  2284  2272  2628  10  36  46  53  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号