530AA153M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530AA153M000DG

530AA153M000DG: DescriptionLVPECL Output Clock Oscillator, 153MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA153M000DG Overview

LVPECL Output Clock Oscillator, 153MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA153M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	153 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A brief analysis of the working principle and function of IGBT

Multi-channel surround sound audio signal processing circuit

Huamei brand BD-170 refrigerator circuit

Transformerless DC-DC converter circuit diagram

Protecting the control circuit of small asynchronous motors with sensitive relays

Threshold switching circuit using TCA105/TcA205A

Embedded Course Handouts of Famous American Schools: The lecture notes of the embedded course of a famous American school are in English:lol...; open82977352 Embedded System

Urgent help!: I bought a 51 and CPLD joint development board, installed QuartusII 8.0 in XP system, and after the USB blaster driver was completed, when I downloaded the program to CPLD, I could not add the hardwar...; lrj27527 FPGA/CPLD

Can the LM3S9b92 clock be configured to 80M?: How do I configure the 80M clock? I always feel that when I configure it to 50M, the PLL is the only thing that works, and the external crystal seems to have no effect. I'm always confused about this....; swmhappy Microcontroller MCU

Which software is good for EDA design PCB now?: I want to learn PCB EDA design now, but I don't know which software is better. Please give me some advice. 　　I have read a lot, and some say that learning POWER PCB is more practical, while others say...; pufen FPGA/CPLD

Seeking help from the developers of Wireless Ordering Tool: Regarding the wireless interface issue... Haha... Anyone who is working on or has worked on related products is welcome to leave your contact information, or reply to my post or send me a message on t...; poorcabbage Embedded System

K9F1G08U0A Read ID error: I use K9F1G08U0A as a data memory and want to read out its ID first. However, after inputting the read ID command 0x90 and address 0x00, the wrong ID is read out. Can an expert give me some advice? Th...; flash_ARM ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components