EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA432M000DGR

Description
LVPECL Output Clock Oscillator, 432MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EA432M000DGR Overview

LVPECL Output Clock Oscillator, 432MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA432M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency432 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
LM3S811 development board does not run normally after restart
I am a novice in ARM. I found an EK-LM3S811 development board (black cutout version) in the company. I plan to use it to make a timing control relay program for testing. I used the source code in the ...
hcyang1422 Microcontroller MCU
Communication frequency of PLC serial communication module
If a PLC serial communication module is used, the baud rate can reach 19200. I communicate 10Bytes each time, so is the communication frequency simply 19200/8/10=240Hz? I use Siemens CPU312 and the se...
chenyi9258 Embedded System
About the method of drawing serpentine difference lines
[i=s]This post was last edited by chen468859 on 2017-2-27 15:32[/i] Draw a serpentine differential line similar to Figure 1 Figure 1 The first step is to set up the differential pair. I drew a schemat...
chen468859 PCB Design
[Hua Diao Experience] 02 Simple use of Xingkong board
[i=s]This post was last edited by eagler8 on 2022-6-14 05:29[/i]When I woke up in the morning, while watching Wangzai’s father’s video, I accidentally learned that the main control chip of the Xingkon...
eagler8 MicroPython Open Source section
Play games and experience Easy Power
The game is a bit simple:lol. But the power module is indeed becoming more and more important in system design. There is a lot of information about Yi Power Supply in the forum. I will take a good loo...
astwyg Analogue and Mixed Signal
The confusion of making single chip microcomputer
I majored in computer science, and it has been 3 years since I graduated. When I was in school, I played with single-chip microcomputers and had some knowledge of hardware, and I drew simple double-si...
bob_zerone Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 30  1648  1458  820  878  1  34  30  17  18 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号