530EA536M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530EA536M000DGR

530EA536M000DGR: DescriptionLVPECL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA536M000DGR Overview

LVPECL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA536M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	536 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

New ultra-thin fully integrated proximity sensor, do you know?

PCB circuit board via hole plug hole overview

Touch on-off electronic switch circuit diagram

Electromechanical control QX3-13 automatic Y-△ starter circuit

M62213FP some terminal connection circuit diagram a

Super audio voltage generating circuit

How to drive ds12c887 chip with msp430f2619: I used the 51 MCU mode to drive ds12887, but found that it could not be driven, and the 1602 LCD only displayed the address entered during driving. Please help me solve this problem!...; smartboywe MCU

Part of the source code of SensorTile: [i=s]This post was last edited by liren1979 on 2017-4-20 18:16[/i]GitHub code: [url=https://github.com/liren197968/code/tree/master]https://github.com/liren197968/code/tree/master[/url]...; liren1979 MEMS sensors

Merging GSM with WLAN in a mobile handset needn''t cause int: Multi-mode handsets are designed to work in conventional wireless LAN (WLAN) hotspots as well as in GSM cellular networks. Multi-mode communication is important to consumers for applications such as G...; fly RF/Wirelessly

Altara White Paper - Implementing Image Format Conversion in FPGA: Before broadcast images can be stored, encoded, or displayed, they must be converted to HD or other resolutions. Altera's 1080p Video Design Workbench helps system designers easily develop custom imag...; FPGA小牛 FPGA/CPLD

About the choice of charging chip: In the input voltage range of 0.1-6V, it will mainly focus on the range of 0.1-3.5V to charge the 3.7V rechargeable lithium battery. What kind of battery management chip is good? According to what I k...; chengguo Analogue and Mixed Signal

Getting Started - CISC or RISC: Getting Started - CISC or RISC CISC-Von Neumann system--INTEL 8086, ARM7, MIPS... RISC-Harward system--AVR, ARM9... The two are different, each has its own advantages, and each company's microcontroll...; geyin Robotics Development

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components