530GB122M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530GB122M000DG

530GB122M000DG: DescriptionCMOS Output Clock Oscillator, 122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530GB122M000DG Overview

CMOS Output Clock Oscillator, 122MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530GB122M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	122 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Isolation transformer and low pass filter wiring a

Fade-in-fade light switch circuit 2

Series voltage stabilizing circuit using voltage amplifier

Varactor FM wireless transmitter circuit

Broadband amplifier circuit for the final stage of oscilloscope tube

Light-controlled regulated power supply (output voltage rises when illuminated)

Help, who has the Verilog program for receiving and sending packets for rtl8019as?: I want to use FPGA to control rtl8019as and communicate with PC. I can't find any suitable information about the principle of receiving and sending packets of rtl8019as. Can anyone lend me some? It wo...; 林泉 FPGA/CPLD

Differences between influenza A and common cold symptoms: In general, influenza A will cause a rapid high fever (over 37.8) within 3-6 hours, and rapid body-wide muscle aches, no runny nose but cough, sore throat, and severe chest tightness. Common influenza...; 小志 Talking

EEWORLD University Hall----Boil Samsung S7 and iPhone 6S, which one will die first?: Boil Samsung S7 and iPhone 6S, which one will die first? : https://training.eeworld.com.cn/course/3562[font=微软雅黑][size=3]Samsung S7 is said to be waterproof? A foreign machine abuser helps everyone ve...; 抛砖引玉 Integrated technical exchanges

TE4210升級內核到2.6.14啟動出錯: S3C2410 DEVELOP KITVIVI version 0.1.4 (root@localhost.localdomain) (gcc version 2.95.2 20000516 (re lease) [Rebel.com]) #0.1.4 媼 2堎 6 16:31:51 CST 2007 MMU table base address = 0x33DFC000 Succeed memo...; aiduck421 Embedded System

How to input your own programmable analog circuit: Most industries have their share of philosophical debates, and if only for pure entertainment value, it's probably a good thing that ours has more of them. Throughout our industry's history, at nearly...; feifei FPGA/CPLD

AM1808 uses RMII interface to drive LAN8710/8720A, how to modify uboot, linux kernel: Hello everyone! I need to use the RMII interface to drive the LAN8710/8720A chip on AM1808. How can I modify U-BOOT and the Linux kernel? It's hard to find information about this on the Internet. Than...; demoxie ARM Technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components