530GB31M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530GB31M0000DGR

530GB31M0000DGR: DescriptionCMOS Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530GB31M0000DGR Overview

CMOS Output Clock Oscillator, 31MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530GB31M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	31 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TA7252P audio IC circuit diagram

Reversible inching and starting hybrid control circuit diagram

500V trigger circuit

Telephone electronic ringer circuit diagram

Computer motherboard circuit diagram 810 3_22

Computer motherboard circuit diagram 820 2_18

MC55 hardware startup problem: I saw in the information and on the Internet that the MC55 startup is controlled by a single-chip microcomputer, but I saw that some products do not have a single-chip microcomputer and can start up b...; 158675811 Embedded System

EE Group: [ EE Group ] 68 yuan free shipping! Enjoy the TI MSP-EXP430FR5739 Experimenter Kit at the original price of 185 yuan!!! This series of processors can achieve 250 times power consumption reduction, 100...; kiss23012 Microcontroller MCU

wince5 evc4 realizes semi-transparent pictures: I use the lphaBlend function in the Test1Dlg.cpp file and also import the following header files and lib #pragma comment (lib,"Coredll.lib") #includeError code: Test1Dlg.cpp E:\Test1\Test1Dlg.cpp(97) ...; longcaojiao Embedded System

About IC Storage: 1. Storage period of IC vacuum sealed packaging: 1. Please pay attention to the sealing date of each box of vacuum packaging; 2. Shelf life: 12 months, storage environment conditions: temperature30% (...; 小丸子 Power technology

"Playing with the Board" + Replaying MicroPython on the STM32F7DISC (1): [i=s]This post was last edited by dcexpert on 2020-2-16 21:06[/i]Because of the COVID-19, I have a rare opportunity to stay at home. I found the previous STM32F7DISC and re-ran micropython for your re...; dcexpert Special Edition for Assessment Centres

Dialogue with Chongqing: Embracing the Internet of Things, AI Assists Autonomous Driving (August 29, Shanghai, free to attend): [align=center]——Yubei District Innovation Ecosystem Business Promotion Conference[/align][color=#0000ff]1. Time[/color]: 14:30-18:00, Tuesday, August 29 [color=#0000ff]2. Location[/color]: Ballroom on...; lmarsbuer Robotics Development

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components