530QB554M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530QB554M000DGR

530QB554M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 554MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QB554M000DGR Overview

CMOS/TTL Output Clock Oscillator, 554MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB554M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	554 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Pulse stretching circuit using a NAND gate

Electronic delay circuit directly connected in parallel with AC undervoltage release

sensor circuit

800W triac light regulator

Cordless phone doubles as remote control circuit

A circuit that uses thyristors to control forward and reverse rotation of DC motors

Altium Design 14 copper cladding and pad cannot be connected, please help: ltium design14 The copper and pad cannot be connected (the same network is GND), please help. Can you help me analyze the reason?...; stm32f103vct6 PCB Design

NXP LPC800 microcontroller data collection (from NXP Technology Center): NXP Technology Center has been revised! Interested netizens can take a look at the NXP microcontroller LPC800 product selection, maybe there will be unexpected gains! LPC800 uses a low pin count packa...; EEWORLD社区 NXP MCU

The main theme of Coocaa's press conference is "non-ecological". Are the "ecological party" panicking?: Internet celebrities, live broadcasts, diapers, the invitation to the Coocaa press conference that was exposed two days ago attracted many people's attention with its amazing creativity. What is more ...; 青果恋 TI Technology Forum

SPI Master Mode of TI BLE CC2541: SPI uses 4 wires to transmit data serially, and 2541 can only do it in an analog way using GPIO.//****************************************************************************** // INCLUDES //*********...; fish001 Wireless Connectivity

【Silicon Labs Development Kit Review】+ Understanding the Temperature and Humidity Sensor Hardware: As shown in the figure, the white device in the lower right corner of the development board is the SI7021 temperature and humidity sensor produced by SILICON LABS . By consulting the manufacturer's da...; cjjh2014 Development Kits Review Area

I plan to learn driver development. Do beginners need to buy a development board?: Some people recommend buying a development board, but I am new to this and basically self-taught. I don't know if this level is suitable for buying a development board. Many people say that if you wan...; CHB1948 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components