531FC1367M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531FC1367M00DG

531FC1367M00DG: DescriptionLVDS Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FC1367M00DG Overview

LVDS Output Clock Oscillator, 1367MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FC1367M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1367 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

NOT gate circuit

7x9 level adjustable timer circuit diagram

Data coupling circuit with isolation performance

LM388 audio power amplifier circuit

555 zero volt switching circuit

488kHz signal generator and frequency divider circuit

Beijing Shenzhou Puhui Technology Co., Ltd. Internship Recruitment: 1.Opal-RT (Automotive Electronics Simulation Engineer) job description: 1. The scope of work covers the entire development process from project concept design to delivery 2. System modeling / simulati...; appsoft Recruitment

This is my first time drawing a PCB, stm32 system board, please give me some advice: Please point out any deficiencies, thank you :)...; gyg12321 stm32/stm8

Here's a fun one for everyone: MSP430 Launchpad (MSP430G2231) development board controls digital display vernier caliper: MSP430G2231 controls a digital display vernier caliper. If you are interested, you can try it. This is the original source: http://www.43oh.com/2010/12/interfacing-ti- launchpad -to-digital-caliper/ (...; tiankai001 Microcontroller MCU

My brother's name is Shunliu! Do you guys watch it tonight?: CCTV1 has been broadcasting Shunliu recently. He suffered such a big blow last night (it’s not easy to be a soldier, and it’s very touching to be a tough guy!). He is suspected to want to avenge his s...; jyl Talking

How to install a program under WinCE?: I now have a wince input method installation file, but after the installation is successful, I can't find the execution program. What's going on? Can someone please give me an answer~~~~~...; lnb19850110 Embedded System

ST releases open source flight controller! (STEVAL-FCU001V1): [i=s] This post was last edited by lb8820265 on 2017-12-12 23:50 [/i] [font=微软雅黑][size=3]First, the video: [/size][/font] [align=center][font=微软雅黑][size=3][media=swf,500,375]http://v.youku.com/v_show/...; lb8820265 DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components