531GB58M0000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531GB58M0000DGR

531GB58M0000DGR: DescriptionCMOS Output Clock Oscillator, 58MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531GB58M0000DGR Overview

CMOS Output Clock Oscillator, 58MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531GB58M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	58 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Composite pipe b

Signal generator circuit with small distortion

Temperature-Pulse Width Conversion Circuit

Music lantern control circuit.gif

Precision digital capacitance tester

LR745 application example circuit diagram

How to simulate keyboard and mouse in C# + WinCE: In windowApplication, the [DllImport("user32")] "mouse_event" method can be used to simulate the keyboard, but it does not work in wince. How can I simulate the keyboard and mouse in c# + wince?...; sswd Embedded System

OPPO lays off 20% of its employees?: Recently, there are rumors that a domestic first-tier mobile phone brand will lay off 20% of its employees in the second half of the year. Many people believe that the domestic first-tier mobile phone...; eric_wang Talking about work

Why can a processor only have one layer of devices, but NAND can be stacked in multiple layers?: I saw a question on Zhihu, and I'm sharing it with you [url=https://www.zhihu.com/question/37003469]Original address[/url] [color=#222222][font="][size=13px]Does the device layer of the processor only...; 白丁 FPGA/CPLD

[Allwinner V853 heterogeneous multi-core AI intelligent vision development board review] Simple unboxing: First of all, I would like to thank the manufacturer and eeworld for their activities. The official homepage for the development board and chip information is very detailed https://v853.docs.aw-ol.com...; dql2016 Domestic Chip Exchange

C6000 Program Optimization Process and Method: C6000 Software Development ProcessFigure 1 is a software development flow chart for C6000. The shaded part in the figure is the normal process of developing C code, and the other parts are used to ass...; fish001 Microcontroller MCU

My tutor asked me to make a small embedded firewall. Does anyone have any good suggestions?: Oh my god, my instructor asked me to make a small embedded firewall. It must be able to run UCOS system. I would like to ask you, can I use simulation or some other method to make it faster? I am so a...; zyw_124 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components