EEWORLDEEWORLDEEWORLD

Part Number

Search

531NB977M000DGR

Description
LVDS Output Clock Oscillator, 977MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531NB977M000DGR Overview

LVDS Output Clock Oscillator, 977MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB977M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency977 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
MSP430F5438A supports communication scheme verification based on COAP protocol
The overall goal of the demo is to support the verification of communication solutions based on the COAP protocol; After multiple comparisons and consideration of existing resources, the following sol...
火辣西米秀 Microcontroller MCU
Panda burning incense was spoofed by netizens and burst into laughter
Panda burning incense has been flooding the Internet for a long time. I just found a bunch of netizens writing poems in the forum. I laughed so hard that I had cramps. I specially posted it for everyo...
天使疯子 Talking
I want to design a sine wave generator.
For work, I want to design a sine wave generator to drive a speaker to simulate human breathing, that is, to drive the speaker to have regular reciprocating motion, simulating electronic weakness. Ple...
Vip45105 Analog electronics
FPGA helps reduce chip costs, will ASIC sit idly by?
The evolution trend of FPGA (field programmable logic device) products has become increasingly obvious in recent years: on the one hand, FPGA suppliers are committed to using the most advanced process...
interview FPGA/CPLD
Please help me, I am designing a file system, and the development board in the laboratory does not provide much information. There is only the uclinux program for booting the uc-os mentioned above. If I want to study bootloader
Please help me. I am designing a file system. The development board in the laboratory does not provide much information. There is only the uclinux program for booting the uc-os mentioned above. If I w...
lincc Linux and Android
Encountered a weird problem.
The VC code was ported to EVC4.0. The compilation was fine, but the screen could not be displayed normally. The graphics were drawn in the ONDRAW function, which was about 20,000 lines. So I added it ...
zlp520 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1036  267  1545  867  2658  21  6  32  18  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号