531WA108M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531WA108M000DGR

531WA108M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 108MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA108M000DGR Overview

CMOS/TTL Output Clock Oscillator, 108MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA108M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	108 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Inverter brightness control circuit

Manually operated circuit breaker controls, signaling circuits

Integrated digital volume potentiometer circuit

Subcarrier FM demodulator circuit using NE565

High Q value bandpass filter circuit diagram

Simple low pass filter circuit

Strange problem when compiling bootrom under DOS: undefine reference `statSymTbl' "_ctor" "_dtor" `usrBreakpoint: : I used make bootrom.bin to compile BOOTROM in dos, but a lot of things that were not included in my BSP appeared. D:\Tornado2.2MIPS\target\config\incaip2Demo_warrior>make bootrom ccmips -c -G 0 -mno...; laoyuyin Embedded System

AT89C52 Network Interface Diagram: SHT10,CS8900,AT89C52,YL18-1080S...; klanlan Embedded System

How does the SG3525 push-pull output generate the desired DC voltage?: [i=s]This post was last edited by paulhyde on 2014-9-15 03:34[/i] As shown in the figure, I don't understand how the voltage output at pins 11 and 14 generates 12V and +-15V voltages through the trans...; adc Electronics Design Contest

【Hercules Application】Make an electric car for the disabled and the elderly: 1. Origin of the problem: Old man XX has always envied a powered car. He was tempted by the sight of other people having a tricycle for the elderly. Later, he suggested to his children that they buy a...; dontium Microcontroller MCU

Please help me proofread the code I wrote!: As the title says, I want to use 430 MCU to write a password lock. I have been struggling for two nights. I only know I/O port and interrupt. Now the code is like this. I have to go out for a long tim...; zhy805701948 Microcontroller MCU

About the pin problem of STC12C5204AD: What happens when all the pins of P2 cannot receive the data sent by the serial debugging assistant? I want to receive six groups of data and then display them on six different digital tubes. P2 is se...; 学而无止 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components