EEWORLDEEWORLDEEWORLD

Part Number

Search

72V811L15TFI8

Description
TQFP-64, Reel
Categorystorage   
File Size292KB,17 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

72V811L15TFI8 Online Shopping

Suppliers Part Number Price MOQ In stock  
72V811L15TFI8 - - View Buy Now

72V811L15TFI8 Overview

TQFP-64, Reel

72V811L15TFI8 Parametric

Parameter NameAttribute value
Brand NameIntegrated Device Technology
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeTQFP
package instructionPLASTIC, SLIM, TQFP-64
Contacts64
Manufacturer packaging codePP64
Reach Compliance Codenot_compliant
ECCN codeEAR99
Maximum access time10 ns
Maximum clock frequency (fCLK)66.7 MHz
period time15 ns
JESD-30 codeS-PQFP-G64
JESD-609 codee0
length10 mm
memory density4608 bit
Memory IC TypeOTHER FIFO
memory width9
Humidity sensitivity level3
Number of functions1
Number of terminals64
word count512 words
character code512
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize512X9
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeLFQFP
Encapsulate equivalent codeQFP64,.47SQ,20
Package shapeSQUARE
Package formFLATPACK, LOW PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)240
power supply3.3 V
Certification statusNot Qualified
Maximum seat height1.6 mm
Maximum standby current0.01 A
Maximum slew rate0.04 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperature20
width10 mm
Base Number Matches1
FEATURES:
3.3 VOLT DUAL CMOS SyncFIFO™
DUAL 256 X 9, DUAL 512 X 9,
DUAL 1,024 X 9, DUAL 2,048 X 9,
DUAL 4,096 X 9 , DUAL 8,192 X 9
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
IDT72V801
IDT72V811
IDT72V821
IDT72V831
IDT72V841
IDT72V851
The IDT72V801 is equivalent to two IDT72V201 256 x 9 FIFOs
The IDT72V811 is equivalent to two IDT72V211 512 x 9 FIFOs
The IDT72V821 is equivalent to two IDT72V221 1,024 x 9 FIFOs
The IDT72V831 is equivalent to two IDT72V231 2,048 x 9 FIFOs
The IDT72V841 is equivalent to two IDT72V241 4,096 x 9 FIFOs
The IDT72V851 is equivalent to two IDT72V251 8,192 x 9 FIFOs
Offers optimal combination of large capacity, high speed,
design flexibility and small footprint
Ideal for prioritization, bidirectional, and width expansion
applications
10 ns read/write cycle time
5V input tolerant
Separate control lines and data lines for each FIFO
Separate Empty, Full, programmable Almost-Empty and
Almost-Full flags for each FIFO
Enable puts output data lines in high-impedance state
Space-saving 64-pin plastic Thin Quad Flat Pack (TQFP/
STQFP)
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
DESCRIPTION:
The IDT72V801/72V811/72V821/72V831/72V841/72V851/72V851 are
dual synchronous (clocked) FIFOs. The device is functionally equivalent to
two IDT72V201/72V211/72V221/72V231/72V241/72V251 FIFOs in a single
package with all associated control, data, and flag lines assigned to separate
pins.
Each of the two FIFOs (designated FIFO A and FIFO B) contained in the
IDT72V801/72V811/72V821/72V831/72V841/72V851 has a 9-bit input data
port (DA0 - DA8, DB0 - DB8) and a 9-bit output data port (QA0 - QA8,
QB0 - QB8). Each input port is controlled by a free-running clock (WCLKA,
WCLKB), and two Write Enable pins (WENA1, WENA2,
WENB1,
WENB2).
Data is written into each of the two arrays on every rising clock edge of the Write
Clock (WCLKA, WCLKB) when the appropriate Write Enable pins are
asserted.
The output port of each FIFO bank is controlled by its associated clock pin
(RCLKA, RCLKB) and two Read Enable pins (RENA1,
RENA2, RENB1,
RENB2).
The Read Clock can be tied to the Write Clock for single clock operation
or the two clocks can run asynchronous of one another for dual clock operation.
An Output Enable pin (OEA,
OEB)
is provided on the read port of each FIFO
for three-state output control.
Each of the two FIFOs has two fixed flags, Empty (EFA,
EFB)
and Full (FFA,
FFB).
Two programmable flags, Almost-Empty (PAEA,
PAEB)
and Almost-Full
(PAFA,
PAFB),
are provided for each FIFO bank to improve memory utilization.
If not programmed, the programmable flags default to Empty+7 for
PAEA
and
PAEB,
and Full-7 for
PAFA
and
PAFB.
The IDT72V801/72V811/72V821/72V831/72V841/72V851 architecture
lends itself to many flexible configurations such as:
• 2-level priority data buffering
• Bidirectional operation
• Width expansion
• Depth expansion
This FIFO is fabricated using IDT's high-performance submicron CMOS
technology.
FUNCTIONAL BLOCK DIAGRAM
WCLKA
WENA1
WENA2
DA
0
- DA
8
WCLKB
EFA
PAEA
WENB1
PAFA
LDA
WENB2
FFA
OFFSET REGISTER
FLAG
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
WRITE CONTROL
LOGIC
RAM ARRAY
256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9, 8,192 x 9
DB
0
- DB
8
LDB
INPUT REGISTER
WRITE CONTROL
LOGIC
INPUT REGISTER
OFFSET REGISTER
FLAG
LOGIC
EFB
PAEB
PAFB
FFB
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RESET LOGIC
OUTPUT REGISTER
RSA
OEA
QA
0
- QA
8
RCLKA
RENA1
RENA2
RSB
OEB
QB
0
- QB
8
RCLKB
RENB1
RENB2
4093 drw 01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The TeraSync FIFO is a trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
MARCH 2018
DSC-4093/6
©2018
Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice.
Help!!!! Does anyone have AD9913 information? Please share it with me.
I am working on DDS and saw the AD9913 chip on the official website. Unfortunately, there is too little information online. I would like to ask you to share some information. I will definitely reward ...
wangjianfree ADI Reference Circuit
How to debug memory leaks under EVC?
I have a CTreeCtrl and a CListBox in a dialog box. I derive my own class from CTreeCtrl and CListBox. CTreeCtrl is used to extract information from a text and create a CTree, and CListBox is used to d...
Erespreciosa Embedded System
RS232 serial port controller electronic product design and development
Welcome to our RS232 serial port development area, serial port controller and electronic product design and development. [url=http://blog.gkong.com/blog.asp?name=lydnkj888][color=#810081]http://blog.g...
lydnkj888 Industrial Control Electronics
Good book recommendation---Embedded Graphics System Design
[i=s]This post was last edited by tiankai001 on 2014-5-31 18:48[/i] [b]Embedded Graphics System Design[/b] [color=rgb(51, 51, 51)][font=Helvetica, Tahoma, Arial, sans-serif][size=17.14285659790039px] ...
tiankai001 Download Centre
LPC800 cannot successfully enter ISP mode
I got the LPC800 and started to connect it, but I couldn't connect to the MCU when using FlashMagic. I clicked ISP-->Read Device Signature and couldn't successfully enter the ISP mode. The reference l...
reayfei NXP MCU
STM32 interrupt system
How to write the interrupt function of STM32 To generate a USART2 transmit register empty interrupt Then write in the interrupt function to make the IO port LED light up Is there a template? I don't k...
duzhiming stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 785  2069  1843  1413  2218  16  42  38  29  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号