July 2007
H Y B 18 M 2 56320 C F– 6 / 7 . 5
H Y E 18 M 2 56320 C F– 6 / 7 . 5
H Y B 18 M 2 56160 C F– 6 / 7 . 5
H Y E 18 M 2 56160 C F– 6 / 7 . 5
DRAMs for Mobile Applications
256-Mbit Mobile-RAM
Internet Data Sheet
Rev.1.44
Internet Data Sheet
HY[B/E]18M256[16/32]0CF
256-Mbit DDR Mobile-RAM
HYB18M256320CF–6/7.5, HYE18M256320CF–6/7.5, HYB18M256160CF–6/7.5 , HYE18M256160CF–6/7.5
Revision History: Rev.1.44, 2007-07
Page
All
55, 56
24
25
All
All
Subjects (major changes since last revision)
Adapted Internet Edition
Editorial changes
Updated Figure 44 for 60-ball PG-VFBGA-60-4 (x16)
Updated Figure 45 for 90-ball PG-VFBGA-90-3 (x32)
New Qimonda Template.
see Change List Rev. 1.41
Previous Revision:Rev.1.43, 2007-04
Previous Revision:Rev.1.42, 2007-03
Previous Revision:Rev.1.40, 2006-06
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_rev400 / 3.2 QAG / 2006-08-07
06262007-JK8G-48BV
2
Internet Data Sheet
HY[B/E]18M256[16/32]0CF
256-Mbit DDR Mobile-RAM
1
1.1
Overview
Features
• Organization:
– 4 banks
×
4 Mbit
×
16, 1 KB page size
– 4 banks
×
2 Mbit
×
32, 2 KB page size
• Double-data-rate architecture: two data transfers per clock cycle
• Bidirectional data strobe (DQS) is transmitted / received with data; to be used in capturing data at the receiver
• DQS is edge-aligned with data for READs and center-aligned with data for WRITEs
• Differential clock input (CK / CK)
• Commands entered on positive CK edge; data and mask data are referenced to both edges of DQS
• Four internal banks for concurrent operation
• Programmable CAS latency: 2 and 3
• Programmable burst length: 2, 4, 8, 16 and full page
• Programmable drive strength: full, 1/2, 1/4 and 1/8
• Auto refresh and self refresh modes
• Refresh cycles:
– 8192 refresh cycles / 64ms (x16)
– 4096 refresh cycles / 64ms (x32)
• Auto precharge
• Commercial (-0°C to +70°C) and Extended (-25°C to +85°C) operating temperature ranges
• Package:
– x16: 60–ball PG-VFBGA-60-4 10.0
×
10.5
×
1.0 mm
– x32: 90–ball PG-VFBGA-60-3 10.0
×
12.5
×
1.0 mm
• RoHS Compliant Products
1)
Power Saving Features
•
•
•
•
•
•
Low supply voltages:
V
DD
= 1.70 V
−
1.95 V,
V
DDQ
= 1.70 V
−
1.95 V
Optimized operating (
I
DD0
,
I
DD4
), self refresh (
I
DD6
) and standby currents (
I
DD2
,
I
DD3
)
DDR I/O scheme with no DLL
Programmable Partial Array Self Refresh (PASR)
Temperature Compensated Self-Refresh (TCSR), controlled by on-chip temperature sensor
Clock Stop, Power-Down and Deep Power-Down modes
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
Rev.1.44, 2007-07
06262007-JK8G-48BV
3
Internet Data Sheet
HY[B/E]18M256[16/32]0CF
256-Mbit DDR Mobile-RAM
TABLE 1
Performance
Part Number Speed Code
Clock Frequency (
f
CKmax
)
Access Time (
t
ACmax
)
CL = 3
CL = 2
–6
166
83
5.5
– 7.5
133
83
6.0
Unit
MHz
MHz
ns
TABLE 2
Memory Addressing Scheme
Item
Banks
Rows
Columns
Addresses
BA0, BA1
A0 - A12 (x16)
A0 - A11 (x32)
A0 - A8
TABLE 3
Ordering Information
Type
1)
Package
Description
166/133 MHz 4 Banks
×
2 Mbit
×
32 Low Power DDR SDRAM
166/133 MHz 4 Banks
×
4 Mbit
×
16 Low Power DDR SDRAM
166/133 MHz 4 Banks
×
2 Mbit
×
32 Low Power DDR SDRAM
166/133 MHz 4 Banks
×
4 Mbit
×
16 Low Power DDR SDRAM
Standard Temperature Range
HYB18M256320CF–6/7.5
90–ball PG-VFBGA-60-3
HYB18M256160CF–6/7.5
60–ball PG-VFBGA-60-4
Extended Temperature Range
HYE18M256320CF–6/7.5
90–ball PG-VFBGA-60-3
HYE18M256160CF–6/7.5
60–ball PG-VFBGA-60-4
1) HY[B/E]: Designator for memory products (HYB: Standard temp. range, HYE: Extended temp. range)
18M: 1.8V DDR Mobile-RAM
256: 256 MBit density
16/32: 16 or 32 bit interface width
C: die revisionF: green product
-6 / -7.5: speed grades (min. clock cycle time)
Rev.1.44, 2007-07
06262007-JK8G-48BV
4
Internet Data Sheet
HY[B/E]18M256[16/32]0CF
256-Mbit DDR Mobile-RAM
1.2
Pin Configuration
FIGURE 1
Standard Ballout 256-MBit x16 DDR Mobile-RAM (Top View 60-ball)
FIGURE 2
Standard Ballout 256-MBit x32 DDR Mobile-RAM (Top View 90-ball)
Rev.1.44, 2007-07
06262007-JK8G-48BV
5
京公网安备 11010802033920号
EEWORLD
