530BA1010M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530BA1010M00DG

530BA1010M00DG: DescriptionLVDS Output Clock Oscillator, 1010MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BA1010M00DG Overview

LVDS Output Clock Oscillator, 1010MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BA1010M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1010 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase brushless motor control circuit

Belt conveyor stall protection circuit

Mixing amplifier circuit diagram

A remote control for a Samsung color TV

Infrared detection circuit using low noise amplifier

PLL integrated circuit constitutes pulse keyer

Establish LPC1000 zone to facilitate communication~~: In response to Murray's suggestion, we will establish a discussion area for the LPC1000 series from now on. The link address is: [url=https://bbs.eeworld.com.cn/forum-109-1.html][color=navy]https://bb...; soso NXP MCU

BoostPack, thumbs up~: RT, thumbs up, hope there will be more and better BoostPack~:) @wstt, I recently applied for a few G2955, and want to make a board similar to Launchpad, please suggest~[[i] This post was last edited b...; juring Microcontroller MCU

Has anyone rewritten nboot?: The structure of bootloader in nand flash is as follows: 0:nboot 1:tocblock1 file 2:eboot Has anyone installed it this way? Has anyone rewritten nboot? My board is 2410. I found the code about nboot i...; xingtao Embedded System

The 2440 development version does not support large-capacity SD cards. How can I modify it?: I read GOOOGLEMAN's articlehttp://www.cnblogs.com/wogoyixikexie/archive/2009/05/06/1450503.html Set IMGSDBUS2 = 1 in platform->setting->environment Also modified the basic content in common.bib I also...; businiao0002007 Embedded System

Design of Signal Generator Based on AD9854: Design of Signal Generator Based on AD9854...; shiyuxin052 MCU

DIY mobile phone + Blue Rain Night LCD main interface: Many problems were found in the hardware! The progress is very slow! [color=rgb(102, 102, 102)][font=Tahoma,][url=https://bbs.eeworld.com.cn/thread-440925-1-1.html]DIY mobile phone + blue rain night[/...; 蓝雨夜 DIY/Open Source Hardware

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components