530DB1068M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530DB1068M00DG

530DB1068M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1068MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530DB1068M00DG Overview

CMOS/TTL Output Clock Oscillator, 1068MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530DB1068M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1068 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Image and text decoder circuit using SDA5273-75 chip

Several zero-crossing control switching circuits-b

QX-10TB typical application circuit

LM105, a 4.5~34V, 1A adjustable regulated power supply composed of integrated power tube LM195

Internal structural block diagram of MCP component (MMl521XV) and its protection circuit

LabVIEW is a great tool: This is used as a host computer, it is a great software! LabVIEW uses the graphical editing language G to write programs, it is fun to do it... Let's DIY together... Below, some information is shared ...; nanofamily Test/Measurement

After the DSP2812 program is burned into FLASH, the interrupt program does not enter the program I set: [color=#000]After the DSP2812 program is burned into FLASH, the interrupt program does not enter the one I set, but runs to the default interrupt program DefaultIsr.C. I don't know why? Please help me...; ntz0406 DSP and ARM Processors

There is a problem with my computer. Please help me. Bonus points if you solve it.: The problem is described as follows: When the computer is turned on, the screen goes black and no self-test information is visible. The AMI BOIS alarm sounds about 8-10 times (it sounds a bit too fast...; xingwang Embedded System

Balun Design: In the design of mixers, push-pull amplifiers, baluns are used to link a symmetrical (balanced) circuit to a asymmetrical (unbalanced) circuit....; JasonYoo Analog electronics

Differences between MSP430F11x1 and MSP430F11x1A: MSP430F11x1: BSL version 1.10 (Errata: BSL2 and BSL3) The Security-Fuse is not intended for application use (Errata: FUSE2) To ensure safe operation, an external pull-down resistor is required at pin ...; Aguilera Microcontroller MCU

TM4C control stepper motor program: I need help from a great guy. How to use TIVAWARE's own library function to program a stepper motor with driver, with subdivisions of 1, 2, 4, 8. Thank you very much...; 123tango Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components