531MA1081M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531MA1081M00DG

531MA1081M00DG: DescriptionLVPECL Output Clock Oscillator, 1081MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA1081M00DG Overview

LVPECL Output Clock Oscillator, 1081MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA1081M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1081 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Protection circuit 2 to prevent short circuit when starting the motor in reverse direction

Circuit that detects objects moving along a production line conveyor belt

Vehicle speed control device circuit

Rod-shaped object circumference measuring circuit

1.5W low frequency amplifier with low voltage supply complementary output stage

Precision limited triangle wave oscillator

NewDrive Technology MM32F031 Development Board Review (1) Unboxing Experience and Environment Setup: [i=s]This post was last edited by footis on 2018-10-16 23:12[/i] I finally received the development board around 3pm this afternoon. I saw a post from a forum friend this morning and learned that the ...; footis Motor Drive Control（Motor Control）

Why is there no sound in the media player when recording with waveInXXX()?: In WinCE5.0 environment, the recorder and media player are both normal, but when recording first and then playing music with media player, there is no sound from media player. When playing music with ...; czttranslator Embedded System

Modern operating systems: Modern Operating Systems (3rd Edition)[/color][/url] [url=http://www.douban.com/subject/3017583/][color=#800080]Modern Operating Systems (3rd Edition)[/color][/url] [url=http://www.douban.com/subject/...; 雪人001 Embedded System

The Internet of Vehicles: This road is not easy to take: Nowadays, the Internet of Vehicles industry has entered its second three-year period. Although many companies, including large automakers such as Mercedes-Benz, have drawn a beautiful blueprint for th...; alicelovewfy Automotive Electronics

Milliohm meter-expansion board design based on [EVAL-ADICUP360]: Last post: [2022 Digi-Key Innovation Design Competition] ADUCM360 Belated Lighting Although I had a bad experience, I have to say that this chip has really good AD performance. Chip official website i...; fxyc87 DigiKey Technology Zone

The pwm wave needs to be isolated after driving the mosfet after passing through the driver chip: [i=s] This post was last edited by paulhyde on 2014-9-15 09:07 [/i] Does the PWM wave need to be isolated after driving the MOSFET after passing through the driver chip? Please help me...; 489476722 Electronics Design Contest

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components