531NA1331M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531NA1331M00DGR

531NA1331M00DGR: DescriptionLVDS Output Clock Oscillator, 1331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NA1331M00DGR Overview

LVDS Output Clock Oscillator, 1331MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA1331M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1331 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single junction semiconductor tube trigger circuit-c

Small DC booster circuit diagram

BP machine type FM stereo receiver

845E computer motherboard circuit diagram_08

The wince driver reads data from the specified address.: [code]#defineREADADDRESS0x10000000DataAddr = (volatile BYTE *) VirtualAlloc(0,sizeof(BYTE),MEM_RESERVE, PAGE_NOACCESS);if(DataAddr == NULL){RETAILMSG(1,(TEXT("DataReader::For s2440IOP: VirtualAlloc fa...; beifenggood Embedded System

Abnormal question, please answer! Urgent! Urgent! ! !: I just finished switching input methods with the keys and found another problem: When the system starts up, I switch input methods directly with the keys without clicking on the screen. When I switch ...; 自然的天意 Embedded System

Many Problems with MCU [Must-Read for Beginners]: 1. What are the advantages and disadvantages of C language and assembly language when developing single-chip microcomputers? Answer: Assembly language is a symbolic language that uses text mnemonics t...; zhaobqing163 MCU

Urgent!: ICE+flashwrite programmer failed to flash arm nand flash! Flashwrite software introduction: http://blog.chinaunix.net/u/26710/showart_257517.html Use ICE+flashwrite to flash nand flash! Flashwrite is ...; xtechman Embedded System

Why is the AD of my STM8S 0X25~0X30 at 0V?: Why is the AD of my STM8S 0X25~0X30 at 0V? Is the data larger when the voltage is increased? Please give me some advice. Configuration: void ADC_config(void) { GPIO_Init_TypeDef GPIO_InitStructure; AD...; gezich210 stm32/stm8

Transfer: Double Ninth Festival Miyun Tour: In the golden autumn, the weather is clear and refreshing. I always have the urge to "go into the mountains". The impulse is worse than action. Last weekend, I went to Miyun for the last time in 2010 ...; 川波木四 Energy Infrastructure?

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components