71V67602S133BGI8 datasheet, PDF

Datasheet> All Categories > storage> 71V67602S133BGI8

71V67602S133BGI8: DescriptionCache SRAM, 256KX36, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119; Categorystorage; File Size979KB，23 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V67602S133BGI8 Overview

Cache SRAM, 256KX36, 4.2ns, CMOS, PBGA119, 14 X 22 MM, PLASTIC, BGA-119

71V67602S133BGI8 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	14 X 22 MM, PLASTIC, BGA-119
Contacts	119
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	4.2 ns
Other features	PIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)	133 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B119
JESD-609 code	e0
length	22 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	119
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA119,7X17,50
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
power supply	2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.36 mm
Maximum standby current	0.07 A
Minimum standby current	3.14 V
Maximum slew rate	0.28 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256K X 36, 512K X 18

3.3V Synchronous SRAMs

2.5V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

IDT71V67602

IDT71V67802

Features

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW byte

GW),

BWE

and byte writes (BW

write enable (BWE

BWE),

BWx)

3.3V core power supply

Power down controlled by ZZ input

2.5V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array.

Description

The IDT71V67602/7802 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V676/78 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67602/7802 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67602/7802 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5311 tbl 01

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

NOTE:

and

are not applicable for the IDT71V67802.

DECEMBER 2003

DSC-5311/07

Recommended Resources

Infrared remote control light switch circuit (2)

Improved circuit diagram of voltage regulator

5V-10V reference source circuit

Refrigerator instant power outage and undervoltage protection circuit

Water level automatic controller circuit

Anti-theft alarm doorbell circuit diagram

Teach you how to refresh the car MP3 firmware program (SM340 program transfer): Friendly reminder: The following operations have certain risks, and it is recommended that professionals perform them. If you are a non-professional and insist on following the following operations to...; jyl Mobile and portable

[TI's first low-power design competition] Key serial port knowledge: [i=s]This post was last edited by ddllxxrr on 2014-10-17 09:06[/i] This post is a continuation of the previous one. Previous post: [url=https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=449248&p...; ddllxxrr Microcontroller MCU

How to uninstall Windows mobile on arm9 development board: Hey guys, I want to install Linux on my development board, but I don't know how to uninstall the original Windows Mobile. Please give me some advice~!...; onlinesh ARM Technology

Does anyone know how to write a DLL for a card reader/writer? Is there any relevant information?: Does anyone know how to write the DLL for a card reader/writer? Is there any relevant information?...; 深圳小花 MCU

Please help me, big brother, 5555555555: My laptop is ASUS A6K. Recently, I need to upgrade the memory for work (I am a fashion designer and need to install design software). I used two 256M memory sticks before, totaling 512M, and I used it...; woshisaochenwen Embedded System

STM8S003 serial port cannot receive? ? Urgent, please help: The sending function is normal, but when I use the serial port to receive, I can't enter the interrupt at all. When RX just detects a low level, the program will come to: _iar_unhandled_exception: 008...; 什岳 Programming Basics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components