531WA85M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531WA85M0000DG

531WA85M0000DG: DescriptionCMOS/TTL Output Clock Oscillator, 85MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WA85M0000DG Overview

CMOS/TTL Output Clock Oscillator, 85MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA85M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	85 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Mobile phone battery constant current charger circuit diagram

Huabao YHX60-2A high temperature electronic disinfection cabinet circuit diagram

Ear point detection circuit

Rectification and filtering circuit diagram

555 refrigerator power off protector circuit

Computer motherboard circuit diagram 440BX_19

EEWORLD University - Hejian Software Engineering Classroom - What challenges does advanced packaging face in the design stage?: Hejian Software Engineering Classroom - What challenges does advanced packaging face in the design process? : https://training.eeworld.com.cn/course/67763What challenges does advanced packaging face i...; EE大学堂 Analog electronics

C55X interrupt vector: According to the TI document, nmi and int2 interrupts are used. You can modify them as needed. I have tried it and it works very well. Of course, IVPH and IVPD must be modified in the program. ;/* ;**...; Jacktang DSP and ARM Processors

[Help] Questions about reading and writing FLASH: I'm using 430F169 to make something recently, which uses FLASH reading and writing. I've encountered a problem. Please help me solve it.The problem is this: I need four constants in the program, and t...; fu2521 Microcontroller MCU

What are the differences between different FPGA chips?: I recently started to learn about FPGA, but after reading some tutorials, I was confused because I didn't see any differences between different chips in the tutorials. I used to learn about microcontr...; 守月 FPGA/CPLD

NRF24L01 Wireless Module: [color=#222222][backcolor=rgb(238, 238, 238)][font=sans-serif]Can this module be used to transmit video data wirelessly (camera real-time transmission)? [/font][/backcolor][/color]...; toniz26 stm32/stm8

EEWORLD University----TI-RSLK Module 17 - Control System: TI-RSLK Module 17 - Control Systems : https://training.eeworld.com.cn/course/4676...; hi5 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components