531SA653M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531SA653M000DGR

531SA653M000DGR: DescriptionLVDS Output Clock Oscillator, 653MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SA653M000DGR Overview

LVDS Output Clock Oscillator, 653MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SA653M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	653 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Wien bridge oscillator circuit

Use SE9518 to make high-power holiday lights

AC automatic voltage regulator circuit diagram

Improved circuit of vertical grinder control circuit

The most practical basic diagram circuit 53 - partial pressure temperature protection relay circuit

555 light controlled toy car circuit

T6963C application examples (1).: T6963C application examples (1)....; lorant Embedded System

lm3s embeds dynamic data into web pages: If you want to use a web page to control some operations, in addition to adding input fields to the web page for user input, you must also be able to dynamically update the web page data to reflect th...; mangoal Microcontroller MCU

How to turn off transistor Q3?: At the moment the circuit is powered on, 10V is provided through transistor Q3 and TL431. ont][font=宋体][size=12.0pt]（[/size][/font][font="][size=12.0pt]VCC[/size][/font][font=宋体][size=12.0pt]）voltage ...; hfutdsplab Power technology

When debugging a program in KEIL5, why can't F10 and F11 go down when the program runs to WHILE(1)?: [i=s]This post was last edited by Yishayishi on 2022-5-25 10:46[/i]When simulating and debugging a program in KEIL5, why can't F10 and F11 execute the program in the WHILE{} brackets when the program ...; 一沙一世 stm32/stm8

Application of two optimized switching modes in high-frequency SVPWM inverter power supply: Application of two optimized switching modes in high-frequency SVPWM inverter power supply Abstract: Aiming at the special requirements of digital high-frequency space vector pulse width modulation (S...; zbz0529 Power technology

Low-power Bluetooth development technology-basic concepts and architecture: [align=left][color=rgb(62, 62, 62)][backcolor=rgb(255, 255, 255)][font=微软雅黑][size=14px] [font=Gulim][b]1. Terminology[/b] [/font][/size][/font][/backcolor][/color][/align][align=left]People working on...; qwqwqw2088 Wireless Connectivity

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components