531MA817M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531MA817M000BG

531MA817M000BG: DescriptionLVPECL Output Clock Oscillator, 817MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA817M000BG Overview

LVPECL Output Clock Oscillator, 817MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA817M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	817 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Using ground-based AD conversion circuit

Dual flashing string circuit (3)

Large range power regulator circuit

"Automatic power switching within the system" power supply circuit

VCR (voltage controlled resistor) equivalent circuit model of IGBT

Voice controlled bird singing lantern circuit (555, KD-5602)

Is there any way to remove the leading zeros in the numbers displayed in the edit control in ucgui?: When using the edit control to display data in real time, I found that there are always zeros in front of the numbers that cannot be removed, like the followingIs there any way to remove all the zeros...; 哥从不解释 Real-time operating system RTOS

Everyone, please join my programming and hardware exchange group 72651142: Everyone, please join my programming and hardware exchange group 72651142...; tang_lixin Embedded System

Will vxworks automatically generate a default route?: After starting vxworks, I used routeshow to find that there is already a routing table entry. The gateway of this entry is the IP of the machine's own BIOS. I would like to ask, is this automatically ...; qsyx Real-time operating system RTOS

Book exchange: [size=6]I wonder how many core coins I can get from Da Xia to buy a copy of Professor Xia Yuwen's Verilog book? [/size]...; shelion FPGA/CPLD

GigaDevice GD Series System Solution Evaluation: This year's "chip shortage storm" is getting worse and worse. ST chips have increased in price by 10 times or 20 times. The company I work for can no longer bear it and has begun to choose domestic al...; 火辣西米秀 Domestic Chip Exchange

After the optocoupler is turned on, there is no output at pin 4: I can't see the picture in the last post, so I'll post it again... [table=98%] [tr][td][float=right] [/float] I used the microcontroller pin to control the optocoupler to turn on, but after the optoco...; wll711 Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components