EEWORLDEEWORLDEEWORLD

Part Number

Search

8203-6.000VPCNVGR

Description
LVCMOS Output Clock Oscillator, 6MHz Nom, GREEN, SMD, 4 PIN
Categoryoscillator   
File Size160KB,2 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance  
Download Datasheet Parametric View All

8203-6.000VPCNVGR Overview

LVCMOS Output Clock Oscillator, 6MHz Nom, GREEN, SMD, 4 PIN

8203-6.000VPCNVGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerIDT (Integrated Device Technology)
Reach Compliance Codecompliant
Other featuresSTANDBY; TUBE; SUPPLY VOLTAGE 2.5V AND 1.8V ALSO POSSIBLE
maximum descent time1.9 ns
Frequency Adjustment - MechanicalNO
frequency stability2000%
JESD-609 codee3
Manufacturer's serial number8203
Installation featuresSURFACE MOUNT
Nominal operating frequency6 MHz
Maximum operating temperature85 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load4 pF
physical size2.5mm x 2.0mm x 0.6mm
longest rise time1.9 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceMatte Tin (Sn)
Base Number Matches1
CrystalFree™ Oscillator
Ultra Low Power Oscillators
8203
PRELIMINARY DATA SHEET
Features
Frequency Range:
Output Type:
Frequency Tolerance:
Supply Voltage:
Power Consumption:
Standby Current:
Standard Package:
Operating Temperature:
6 to 133MHz
CMOS
± 2000 ppm
1.8v - 3.3v
1.9 mA
(@ 1.8v)
<1 uA
5.0 x 3.2 mm
2.5 x 2.0 mm
0 to 70 °C , -20 to 70 °C
-20 to 85 °C, -40 to 85 °C
Specifications
2.5v
6 to 133 MHz
± 2000ppm
This product is rated “Green”, please contact
factory for environmental compliancy information
Specification
Parameter
Supply Voltage
Output Frequency
Frequency Stability
Supply Current
Quiescent Current
Input LOW level
Input HIGH level
Output LOW level
Output HIGH level
Rise/Fall Time
Symbol
VDD
F
OUT
F
STB
IDD
I
STBY
V
IL
V
IH
V
OL
V
OH
T
R
/T
F
1.8v
3.3v
Conditions
VDD ±10%
See ordering code
Total Frequency Stability over temperature, supply variation, aging (1st year at 25°C)
2.0 mA
2.2 mA
Typical; No load condition; 25°C
1 uA (max)
STBY# = GND
0.3 VDD (max)
At STBY# pin
0.7 VDD (min)
0.1 VDD (max)
I
OL
= - 1mA
0.9 VDD (min)
I
OH
= 1mA
2.75ns
2.3 ns
1.9 ns
20% to 80% x VDD. Output load (CL) = 4pF
45% / 55%
For frequencies < 80MHz;
SYM
Symmetry
40% / 60%
For frequencies > 80MHz;
Start-up time
T
ST
4100 us
Output valid time after VDD meets the specified range & STBY# transition
Period Jitter
PJ
RMS
17 ps
6 ps
5 ps
4pF load; 75MHz
Cycle to Cycle Jitter
CCJ
MAX
120 ps
4pF load; 75MHz
50 ps
40 ps
Note: Above specifications are typical unless otherwise specified.
* Stability over temperature, supply variation, 3x reflow, load variation, aging (10 years)
1.9 mA
Package Outline and Dimensions
3.20 ±0.05
0.90 ±0.05
1.20 ±0.05
Pin #1 ID
Chamfer
0.5 x 45°
0.85 ±0.05
0.0-0.05
Typical PCB Land Pattern
2.2
5.0 x 3.2
(mm)
STBY#
5.0 x 3.2mm
VDD
2.5
4L SMD
5.00 ±0.05
2.54
GND
0.203 Ref.
OUT
1.4
1.6
Top View
2.0 ±0.05
Bottom View
0.65 ±0.05
0.75 ±0.05
Pin #1 ID
Chamfer
0.35 x 45°
Side View
1.5
0.0-0.05
0.55 ±0.05
2.5 x 2.0
(mm)
STBY#
1.8
VDD
OUT
0.8
2.5 x 2.0mm
4L SMD
2.5 ±0.05
1.225 Bsc
0.152 Ref.
GND
0.9
0.9
Top View
Bottom View
Side View
June 1, 2011
www.IDT.com
©2011 Integrated Device Technology, Inc
I beg you to help me list the components and simulation diagrams I need, and it would be best if you could also leave some programs.
The requirements are defined by myself: there are 10 data collection points; 1. Measure once every hour, record in cache, send all recorded data to the data center once a day (i.e. 24 hours), and dele...
leemans 51mcu
LPC1114 first program
I received the development board and did a serial port experiment this morning. It is actually a very simple program. The developers have already designed it. I just need to make some minor modificati...
lanyu345 NXP MCU
How to Calculate FPGA Design Frequency
How big a chip does our design need? How fast can our design run? These are two questions that often bother engineers. For the former, we may be able to use a relatively large chip to implement the pr...
eeleader FPGA/CPLD
5324 flash erase question
5324falsh erase, falsh64k, I use the last 32k as the upgrade program area, when downloading the upgrade code through the serial port, I need to erase it first, after erasing the address 0x10000, an er...
newnew0601 Microcontroller MCU
Can the forum block these people?
...
dontium Suggestions & Announcements
How to get the best possible crosstalk performance in the PCB design of QFN packaged chips
[i=s]This post was last edited by qwqwqw2088 on 2016-5-2 08:30[/i] How to get the best possible crosstalk performance in the PCB design of QFN packaged chips[flash]http://player.youku.com/player.php/s...
qwqwqw2088 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 609  2830  825  2253  2430  13  57  17  46  49 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号