EEWORLDEEWORLDEEWORLD

Part Number

Search

531QB999M000DGR

Description
CMOS/TTL Output Clock Oscillator, 999MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531QB999M000DGR Overview

CMOS/TTL Output Clock Oscillator, 999MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531QB999M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency999 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
[Learn Power Supply from TI] Series - High Efficiency Switching Mode Charger System Design
The rapid growth and emergence of portable devices such as tablets and smartphones has made it increasingly difficult to implement battery management to achieve higher performance in battery-powered s...
qwqwqw2088 Analogue and Mixed Signal
Compile Errors
The code is as follows: module comp1(ina,inb,clk,out1,out2); input ina,inb; input clk; output out1,out2; reg out1,out2; always @(ina,inb) beginif(inainb) out1 =1; elseout1=0; end always @(posedge clk)...
eeleader-mcu FPGA/CPLD
Quartus 9.0 compiles modelsim simulation library
Dear heroes:I installed quartus8.1 and want to compile VHDl library files to use modelsim for functional simulation. The Internet says that there is a sequence for compiling these libraries. I have al...
qixiao FPGA/CPLD
[Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] Transplant RT-Thread Nano
[Shanghai Hangxin ACM32F070 development board + touch function evaluation board evaluation] Transplant RT-Thread NanoIn order to make it more convenient for everyone and myself, I will post my Github ...
KING_阿飞 Domestic Chip Exchange
Zeng Xianzi Manned Spaceflight Foundation was established and awards were presented. Yang Liwei received a special contribution award of 1 million yuan
Beijing, December 21 (Reporter Wang Yi) The founding and award ceremony of the Zeng Xianzi Manned Spaceflight Foundation was held in Beijing today. Space hero and China's first astronaut Yang Liwei wo...
JasonYoo RF/Wirelessly
The experience from bricks to gold bricks
[i=s]This post was last edited by ddllxxrr on 2014-8-24 11:10[/i] I got up early in the morning and was going to tinker with the HELP development board today. I looked at the RAW_OS system and it was ...
ddllxxrr Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1914  1569  342  1453  2086  39  32  7  30  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号