Crimzon ZLP32300
Z8 OTP MCU with
Infrared Timers
Preliminary Product Specification
PS020809-0304
ZiLOG Worldwide Headquarters • 532 Race Street • San Jose, CA 95126-3432
Telephone: 408.558.8500 • Fax: 408.558.8300 •
www.ZiLOG.com
This publication is subject to replacement by a later edition. To determine whether a later edition
exists, or to request copies of publications, contact:
ZiLOG Worldwide Headquarters
532 Race Street
San Jose, CA 95126-3432
Telephone: 408.558.8500
Fax: 408.558.8300
www.zilog.com
ZiLOG is a registered trademark of ZiLOG Inc. in the United States and in other countries. All other products and/or
service names mentioned herein may be trademarks of the companies with which they are associated.
Document Disclaimer
©2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or
technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT
ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES,
OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR
INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES,
OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty
and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no
warranty of merchantability or fitness for any purpose. Except with the express written approval of ZiLOG, use of
information, devices, or technology as critical components of life support systems is not authorized. No licenses are
conveyed, implicitly or otherwise, by this document under any intellectual property rights.
Disclaimer
P r e l i m i n a r y
PS020809-0304
Crimzon
TM
ZLP32300
Z8
®
OTP MCU with Infrared Timers
iii
Table of Contents
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
General Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Standard Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
XTAL1 Crystal 1 (Time-Based Input) . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
XTAL2 Crystal 2 (Time-Based Output) . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port 0 (P07–P00) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port 1 (P17–P10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port 2 (P27–P20) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port 3 (P37–P30) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
RESET (Input, Active Low) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Program Memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Expanded Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Register File . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stack . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Timers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Counter/Timer Functional Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
15
15
15
15
16
17
18
22
22
22
22
23
27
28
29
37
Expanded Register File Control Registers (0D) . . . . . . . . . . . . . . . . . . . . . . . . 62
Expanded Register File Control Registers (0F) . . . . . . . . . . . . . . . . . . . . . . . . . 68
Standard Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Precharacterization Product . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
Index . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
PS020809-0304
P r e l i m i n a r y
Table of Contents
Crimzon
TM
ZLP32300
Z8 OTP MCU with Infrared Timers
iv
List of Figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Counter/Timers Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
20-Pin PDIP/SOIC/SSOP Pin Configuration . . . . . . . . . . . . . . . . . . . 5
28-Pin PDIP/SOIC/SSOP Pin Configuration . . . . . . . . . . . . . . . . . . . 6
40-Pin PDIP Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
48-Pin SSOP Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Test Load Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
AC Timing Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Port 0 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Port 1 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Port 2 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Port 3 Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Port 3 Counter/Timer Output Configuration . . . . . . . . . . . . . . . . . . . 21
Program Memory Map (32K OTP) . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Expanded Register File Architecture . . . . . . . . . . . . . . . . . . . . . . . . 25
Register Pointer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Register Pointer—Detail . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Glitch Filter Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Transmit Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
8-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
T8_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
T8_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Demodulation Mode Count Capture Flowchart . . . . . . . . . . . . . . . . 41
Demodulation Mode Flowchart . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
16-Bit Counter/Timer Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
T16_OUT in Single-Pass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
T16_OUT in Modulo-N Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Ping-Pong Mode Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Output Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Interrupt Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Oscillator Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Port Configuration Register (PCON) (Write Only) . . . . . . . . . . . . . . 52
Stop Mode Recovery Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
SCLK Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
PS020809-0304
P r e l i m i n a r y
List of Figures
Crimzon
TM
ZLP32300
Z8 OTP MCU with Infrared Timers
v
Figure 35.
Figure 36.
Figure 37.
Figure 38.
Figure 39.
Figure 40.
Figure 41.
Figure 42.
Figure 43.
Figure 44.
Figure 45.
Figure 46.
Figure 47.
Figure 48.
Figure 49.
Figure 50.
Figure 51.
Figure 52.
Figure 53.
Figure 54.
Figure 55.
Figure 56.
Figure 57.
Figure 58.
Figure 59.
Figure 60.
Figure 61.
Figure 62.
Figure 63.
Figure 64.
Figure 65.
Stop Mode Recovery Source . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stop Mode Recovery Register 2 ((0F) DH:D2–D4, D6 Write Only) .
WATCH-DOG TIMER Mode Register (Write Only) . . . . . . . . . . . . .
Resets and WDT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TC8 Control Register ((0D) OH: Read/Write Except Where Noted)
T8 and T16 Common Control Functions ((0D) 01h: Read/Write) . .
T16 Control Register ((0D) 2H: Read/Write Except Where Noted) .
T8/T16 Control Register (0D) 03H: Read/Write (Except
Where Noted) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Voltage Detection Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Port Configuration Register (PCON) ((0F) 0H: Write Only . . . . . . .
Stop Mode Recovery Register ((0F) 0BH: D6–D0=Write Only,
D7=Read Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stop Mode Recovery Register 2 ((0F) 0DH:D2–D4, D6 Write Only)
Watch-Dog Timer Register ((0F) 0FH: Write Only) . . . . . . . . . . . . .
Port 2 Mode Register (F6H: Write Only) . . . . . . . . . . . . . . . . . . . . .
Port 3 Mode Register (F7H: Write Only) . . . . . . . . . . . . . . . . . . . . .
Port 0 and 1 Mode Register (F8H: Write Only) . . . . . . . . . . . . . . . .
Interrupt Priority Register (F9H: Write Only) . . . . . . . . . . . . . . . . . .
Interrupt Request Register (FAH: Read/Write) . . . . . . . . . . . . . . . .
Interrupt Mask Register (FBH: Read/Write) . . . . . . . . . . . . . . . . . . .
Flag Register (FCH: Read/Write) . . . . . . . . . . . . . . . . . . . . . . . . . . .
Register Pointer (FDH: Read/Write) . . . . . . . . . . . . . . . . . . . . . . . .
Stack Pointer High (FEH: Read/Write) . . . . . . . . . . . . . . . . . . . . . .
Stack Pointer Low (FFH: Read/Write) . . . . . . . . . . . . . . . . . . . . . . .
20-Pin PDIP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20-Pin SOIC Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
20-Pin SSOP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . .
28-Pin SOIC Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28-Pin PDIP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
28-Pin SSOP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . .
40-Pin PDIP Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . .
48-Pin SSOP Package Design . . . . . . . . . . . . . . . . . . . . . . . . . . . .
56
58
59
60
63
64
66
67
68
69
70
71
72
72
73
74
75
76
76
77
77
78
78
79
79
80
81
82
83
83
84
PS020809-0304
P r e l i m i n a r y
List of Figures
京公网安备 11010802033920号
EEWORLD
