531EA1345M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531EA1345M00DGR

531EA1345M00DGR: DescriptionLVPECL Output Clock Oscillator, 1345MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA1345M00DGR Overview

LVPECL Output Clock Oscillator, 1345MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA1345M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1345 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Single-ended input single-ended output

Optical fiber rain detection circuit

555 touch alarm transmitter circuit

Waveform generation integrated circuit BH3006 and application circuit

Computer motherboard circuit diagram 440BX_34

Computer motherboard circuit diagram 440LX2_21

TMS320DM8127 Camera Starter Kit (CSK): With the TMS320DM8127 Camera Starter Kit (CSK), developers can immediately begin evaluating DM digital media processors and start designing digital video applications for wireless or wired connections...; 灞波儿奔 DSP and ARM Processors

The city was frozen...: In the past two days, temperatures have dropped across the country, especially in the north, where many cities have experienced disastrous weather. After a heavy snowfall in Harbin, it unexpectedly ra...; eric_wang Talking

Wireless Power Transmitter System Design1: [align=left][font=宋体]The video talks about [/font]IC[font=宋体]selection design and original component selection design. [/font][/align][align=left][media=x,500,375]http://v.youku.com/v_show/id_XODAyNjQ...; 德州仪器_视频 TI Technology Forum

Discussion on Common Power Transformers: [i=s] This post was last edited by dontium on 2015-1-23 13:19 [/i]I am not very familiar with the selection and testing of ordinary power transformers. Although there are a lot of information on the I...; qiqiangguo Analogue and Mixed Signal

Serial communication, frame header and frame tail checksum do not understand, God's guidance: Serial communication, 1. Do you set the frame header and frame tail checksum yourself? Is this considered a protocol? 2. I see some protocols have a frame header but no frame tail but have a checksum....; shijizai stm32/stm8

TMS320C66x Universal Parallel Port Software Reset: Software ResetA software reset clears the uPP internal state machine but does not reset the contents of the UPP registers. The following procedure performs a software reset of the UPP peripheral.Step ...; Jacktang DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components