530FC1409M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530FC1409M00DGR

530FC1409M00DGR: DescriptionLVDS Output Clock Oscillator, 1409MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FC1409M00DGR Overview

LVDS Output Clock Oscillator, 1409MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FC1409M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1409 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Unijunction transistor triggers thyristor circuit via pulse transformer

LA4265 power amplifier circuit

175W mercury vapor lamp automatic on/off electronic ballast circuit

Li-ion battery charging circuit using M62253FP

845ddr computer motherboard circuit diagram_62

Computer motherboard circuit diagram 815 5_24

PADS9.5 installation package: Hello everyone! Does anyone have the PADS9.5 installation package? Can you send me a copy? wzk0752@aliyun.com. The previous one was only compatible with win8, but now it cannot be installed on a win10...; wzk198005 Analog electronics

Problems loading linux-2.6.17 using u-boot-1.1.4 on at91rm9200: I am a novice. Please ask how to use u-boot-1.1.4 to load linux-2.6.17 on at91rm9200. The current problem is: 1: u-boot cannot automatically load the kernel. You must enter the loading command bootm 1...; GAOYUYOU Linux and Android

TMS320x280x DSP Boot ROM: TMS320x280x DSP Boot ROM...; 安_然 Microcontroller MCU

How to change the debug port of SBC_2410 board: Samsung SBC_2410, I want to use COM2 as the debug serial port instead of COM1, how can I change it? As long as there is no debug information output from COM1 after entering wince, it will be fine. Why...; fengqi Embedded System

Arithmetic instructions: [list=1][font=宋体][size=3][/size][/font][font=宋体][size=2][*]Addition instruction without carry bit[/size][/font][font=宋体][size=3] [/size][/font][size=2]ADD A,#DATA ;[/size][font=宋体][size=2]Example:[/si...; yuandayuan6999 MCU

MSP430F149 MCU CPU operating frequency problem, please help, preferably with program, thank you: How to make the CPU work at 400KHZ frequency when the MSP430F149 microcontroller is connected to an external 32768HZ crystal oscillator and a high-speed clock 8MHZ crystal oscillator?...; zhdhgl Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components