EEWORLDEEWORLDEEWORLD

Part Number

Search

531UB1075M00DG

Description
CMOS/TTL Output Clock Oscillator, 1075MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531UB1075M00DG Overview

CMOS/TTL Output Clock Oscillator, 1075MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531UB1075M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1075 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I'm looking for a high frequency small signal amplifier circuit, preferably with a circuit diagram!!
[i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] The amplifier circuit built with high-frequency tube 9018 has the problem of strong signal amplification and small signal blocking, ...
komoner0 Electronics Design Contest
TI official header file DSP2833x_Gpio.h content
The contents of TI's official header file DSP2833x_Gpio.h are as follows: // TI File $Revision: /main/4 $// Checkin $Date: November 15, 2007 09:58:53 $//###############################################...
fish001 DSP and ARM Processors
One of the PFC tubes works, but the other one always has problems. Can someone please tell me why?
A 2kw PFC uses a single tube IPW60R099P7 with a switching frequency of 120K. It is found that after disconnecting the AC (disconnecting the input AC under load), and then re-powering on, the tube beco...
qoistoochee128 Power technology
I just received the book and read it today. I think it really needs a great god to post a correction.
Haha, today I saw the basic clock module register on page 26. In the BCSCTL1, when XT2OFF is introduced, it should be XT2OFF=0, XT2 oscillator is turned on, and when XT2OFF=1, XT2 is turned off....
droidxin Microcontroller MCU
Summary of FPGA textbooks
[i=s]This post was last edited by xcs101 on 2014-8-24 15:45[/i] I have recently started to learn FPGA, and will collect relevant tutorials on the Internet and summarize them in this post. I may repeat...
xcs101 FPGA/CPLD
Is driving school very busy now?
In recent years, driving schools are very popular. Not only are the fees very expensive, but the instructors are also very unhelpful. They ask for this and that. One of my colleagues spent 10,000 yuan...
张无忌1987 Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1700  2233  2556  1914  2574  35  45  52  39  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号