530RC1259M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530RC1259M00DG

530RC1259M00DG: DescriptionLVPECL Output Clock Oscillator, 1259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RC1259M00DG Overview

LVPECL Output Clock Oscillator, 1259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RC1259M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1259 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Application example of HL402 in DC chopper system

Instrumentation amplifier circuit

STK082-105 audio IC circuit diagram

High stability integrated regulated power supply composed of CW137 Part 2

845E computer motherboard circuit diagram_09

Computer motherboard circuit diagram 820 1_05

Cache and memory address conversion problem: I have a conversion problem between cache and memory address. Please help me. This is a problem in mathematics: The cache and main memory use a fully associative address mapping method. The cache capa...; lmcmc Embedded System

Lead compensation circuit, please give analysis ideas.: [i=s]This post was last edited by Blue Storm on 2017-11-3 15:15[/i] [align=left][img=343,223]file:///C:/Users/lucas/AppData/Local/Temp/msohtmlclip1/01/clip_image002.jpg[/img]Relationship between Vo an...; 蓝色风暴 Analog electronics

[Help] When adding a hard drive to a DELL PowerEdge 860, can any SATA drive be used?: A friend asked me to go to IDC next week to add a hard disk to a Dell PowerEdge 860 server, but I have never been to an IDC before. RT, I want to know if any SATA disk can be used, do I need to buy a ...; yazi198166 Embedded System

All the experts, please explain the STM8 program. I don't understand what it is used for. I feel dizzy.: [backcolor=rgb(239, 245, 249)][size=14px]/--------Function number enumeration--------------/[/size][ /backcolor] [backcolor=rgb(239, 245, 249)][size=14px]typedef enum[/size][/backcolor] [backcolor=rgb...; STMNXPARM stm32/stm8

How much do you know about MISRA-C?: [color=#02368d][size=10pt][b]Learning MISRA C 1: "Safety First" C Language Programming Specifications[/b][/size][/color] C language is the main tool for developing embedded applications, but C languag...; lixiaohai8211 Embedded System

LM337 power module voltage becomes smaller: It’s time for the annual electronic design competition again, but the power module is actually the simplest, most basic and most important module. Purpose: I hope to use the linear voltage regulator c...; 开窍的木偶 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components