EEWORLDEEWORLDEEWORLD

Part Number

Search

530WB1043M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1043MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530WB1043M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1043MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530WB1043M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1043 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
How to move RVDS project to CCSV4
The attachment is a basic reference that can be used for most RVDS projects.For those who really want to move their projects to CCS, it is still useful to refer to it...
妮娜 DSP and ARM Processors
ESP32 Network Time Synchronization
ESP32 has its own network module, and network time synchronization can be enabled after connecting to WIFI. MicroPython comes with the ntptime module, which can easily sync time over the network.impor...
lemon1394 MicroPython Open Source section
PCB board design method and key points analysis
[align=left][color=rgb(71, 71, 71)][backcolor=rgb(255, 255, 255)][size=14px][font=微软雅黑][size=4] Basic Principles of PCB Design [/size][/font][/size][/backcolor][/color][/align][align=left][color=rgb(7...
ohahaha PCB Design
A high-precision pulse width measurement system based on digital phase shifting technology.docx
A high-precision pulse width measurement system based on digital phase shifting technology.docx...
雷北城 FPGA/CPLD
I want to make a perpetual calendar in C language, but the LCD can't display ~ help!!!
How to connect a DS12887 to an LCD? Should the data terminals D0~D7 of the LCD and DS12887 be connected to the P0 port of the microcontroller? If so, does the programming side need to transmit the tim...
longzhibbq 51mcu
[CN0135] Using the Switching Regulator PMU ADP5020 to Power the Eight-Channel Ultrasound ADC/LNA/VGA/AAF AD9272
CIRCUIT FUNCTION AND BENEFITS This circuit uses the ADP5020 power management unit to provide the various supply rails required for the octal LNA/VGA/AAF/ADC and the AD9272 crosspoint switch. The ADP50...
EEWORLD社区 ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2055  2769  593  776  2308  42  56  12  16  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号