EEWORLDEEWORLDEEWORLD

Part Number

Search

531WA1077M00DG

Description
CMOS/TTL Output Clock Oscillator, 1077MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531WA1077M00DG Overview

CMOS/TTL Output Clock Oscillator, 1077MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WA1077M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency1077 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Connection and programming of LED digital display
[list=1][font=System][/font][*][font=System][size=2]LED[/size][/font][size=2][font=宋体]Digital Display Connection and Programming[/font][/size][font=宋体] [/font][/list][font=宋体][size=2]In the single-chi...
yuandayuan6999 MCU
Help, regarding the issue of saving PC when switching between tasks, and popping PC when resuming tasks in u-cos!
When switching tasks, the program PC value needs to be saved. What I want to ask is, when the instruction that saves the PC value is executed, the address of the next instruction of the PC is saved. D...
562416191 Real-time operating system RTOS
Disassembling the lightsaber, today I also disassembled the handle, but I didn't understand the components inside
[size=5]I only disassembled the outer shell before, but today I also disassembled the hilt[/size][size=5]I feel that the cost control is really good[/size] [size=5]Can any expert analyze the approxima...
littleshrimp Making friends through disassembly
cc1101 Simple Getting Started
[p=25, null, left][color=#000][size=14px]First, let's talk about how cc1101 is connected to the MCU via SPI. It can be driven by the MCU's own hardware SPI, 3-wire mode, or MCU simulated SPI. [/size][...
dnsj18948743233 Integrated technical exchanges
Happy Holidays to all the female lesbians in the group
It can be seen from the forum that female comrades are very capable at work. I wish all the female friends in the group a happy holiday. I also hope that all the male comrades in the group will come t...
鑫海宝贝 Talking
How to process images with Verilog? How to read in an image?
Could you please briefly explain it? I would be very grateful....
cmflyme FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 470  1139  611  1269  593  10  23  13  26  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号