530RB1386M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530RB1386M00DG

530RB1386M00DG: DescriptionLVPECL Output Clock Oscillator, 1386MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530RB1386M00DG Overview

LVPECL Output Clock Oscillator, 1386MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530RB1386M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1386 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

TKL15 type thyristor automatic excitation device circuit b

Board bridge type double-ended switching power supply circuit composed of TL494

Non-inverting AC amplifier circuit composed of LM324

Linear Pitot Tube Airflow Speed Indicator Circuit

A new generation of touch stepless dimming and speed regulation circuit NB7232

Symmetrical voltage stabilizing circuit

Erasure Codes in Storage Systems — Finite Fields (Part 3): [url=http://www.tuicool.com/articles/RZjAB3]Original address[/url] [p=null, 1, left][color=rgb(51, 51, 51)][backcolor=rgb(254, 254, 254)][font="]Finite field is the basic field for operations in erasu...; 白丁 FPGA/CPLD

Shenzhen-Nanyou-Fresh or one-year-old-MSP430-Recruitment: Are there any students who are familiar with MSP430 and want to find a job? Our company is looking for electronic engineers who are familiar with MSP430 and 51 single-chip microcomputer applications. ...; derick Recruitment

How to generate data source inside FPGA: How to express it with Verilog code: A continuously sent data packet is generated in the FPGA, the size is 7190, the packet header is 32 bits, the data in the packet body is a continuously increasing ...; eeleader FPGA/CPLD

Spreadtrum, MediaTek, Qualcomm processor parameter comparison table: I would like to share with you the parameter comparison table of Spreadtrum, MediaTek and Qualcomm processorseeworldpostqq...; Aguilera Mobile and portable

Send a device book: I would like to share some basic device knowledge....; shushan Analog electronics

Today’s award-winning live broadcast at 10 a.m.: Getting started with ADI’s software-defined radio ADALM-Pluto: Today’s award-winning live broadcast at 10 a.m.: Getting started with ADI’s software-defined radio ADALM-Pluto Click here to enter the live broadcast Live broadcast time: 10:00-11:30 am, September 21,...; EEWORLD社区 ADI Reference Circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components