EEWORLDEEWORLDEEWORLD

Part Number

Search

531RC979M000DGR

Description
LVPECL Output Clock Oscillator, 979MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531RC979M000DGR Overview

LVPECL Output Clock Oscillator, 979MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RC979M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency979 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Surgeon says monkey's head transplant is a success - replacing a human head is no longer a dream
According to a report by the British Daily Mail on January 20, Italian neurosurgeon Sergio Canavero claimed that Chinese researchers successfully "replaced the head" of a monkey, which took his human ...
凤凰息梧桐 Talking
[Repost] Detailed explanation of RT5350 original SDK and AP transplantation steps
[p=21, null, left][color=rgb(50, 62, 50)][backcolor=rgb(156, 174, 193)][font=simsun][size=14px]I recently wanted to play around with rt5350, so I found an original SDK package and compiled it. Soon th...
chenzhufly RF/Wirelessly
[Perf-V Evaluation] Environment Construction and Marquee Program Running
[i=s]This post was last edited by superstar_gu on 2021-1-29 16:04[/i]2.2.1 Setting up the Vivado hardware development environmentThe core processing chip of the Perf-V development board uses the Xilin...
superstar_gu FPGA/CPLD
Some suggestions on forum learning
After browsing the forum for a long time, I found a phenomenon that there are not many EE learning videos compared to some technical forums. I feel that this may be a weakness of our forum. I original...
wateras1 Suggestions & Announcements
Share the best and most stable graphical serial port tool HTerm that I have ever used, supporting Win/Linux
The only drawback is that the characters displayed in the receiving area may be slightly misaligned....
白手梦想家 ARM Technology
The relationship between serial port communication and interruption
Serial communication is divided into two parts: sending and receiving. Sending generally does not require interruption to complete, while receiving generally requires interruption to receive.The sende...
fish001 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1262  2842  2654  1809  1267  26  58  54  37  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号