530KC675M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530KC675M000DG

530KC675M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 675MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KC675M000DG Overview

CMOS/TTL Output Clock Oscillator, 675MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC675M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	675 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A floating source instrument amplification circuit diagram

Sealed lead-acid battery charger circuit

Light-controlled anti-theft alarm circuit using photoresistor

video enhancer circuit

555 remote control multi-point control switch circuit

Harmonic-free transmitter circuits for frequencies up to 200 MHZ

I recently made a PCB and used PADS to simulate it, but the actual board didn't look good.: I recently made a PCB and used PADS to simulate it. The actual board effect is not good. I will find a more accurate simulator....; kata PCB Design

Where are we, the 2009 graduates heading to?: The economic crisis and the world recession. Where should we, the 2009 graduates, go? There are many different opinions. In short, the fact is: the employment situation of 2009 graduates is grim. Take...; 瞿志鹏 Talking

Recommend a book "Southward Journey and Northward Return": [i=s]This post was last edited by mmmllb on 2014-7-3 10:03[/i]From the time when President Cai Yuanpei revitalized Peking University in 1921, Tsinghua University hired Wang Guowei, Liang Qichao, Zhao ...; mmmllb Talking

Zigbee chip external expansion pins: I am a novice. When I look at the Zigbee packaged products, I see that the pins P0 port has 8, P1 port has 8, and P2 port has 5. Do these ports correspond to the P0, P1, and P2 ports of the embedded 8...; xinghe0730 RF/Wirelessly

touchscreen: Hello teacher:After the program is written into the chip, the touch screen program is normal, but the peizhi() subroutine aa2 is garbled and cannot be added Can't reduce. Please guide me, there is som...; 裴京 Microchip MCU

Who has Windows CE ftp server?: I am testing the network port on the development board. The speed of installing the FTP client on the development board and the server on the PC is not ideal. Now I want to set up a server under ce. C...; wangruidd2005 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components